

METHOD 5001

PARAMETER MEAN VALUE CONTROL

1. PURPOSE. The purpose of this method is to define a technique for assuring a conformance to a maximum or minimum mean of a parameter measured in any test method listed in section 3000 and 4000 of this standard. This method is not intended for general application to acquisitions where it is important only to assure that device parameters are between specified limits. It is intended for use only where it is necessary to control the average or mean value for a given parameter throughout a lot of shipment of devices. When this method is employed, it is expected that the specified group of devices tested will be packaged for shipment as a group together with the required data. It is also expected that some provisions will be required for special marking of devices subjected to this method to identify that they have met the selection criteria involved and that they are therefore not directly interchangeable with identical devices which have not been controlled or selected in this manner.

2. APPARATUS. For distribution control, it is desirable for the measuring equipment to have data logging capability in addition to the capabilities listed in section 3000 and 4000. The data shall be recorded and analyzed to compute the average value of a group of microelectronic devices. The size of the group shall be specified in the applicable acquisition document.

3. PROCEDURE. Microelectronic devices shall be separated into groups. Each group will be tested in accordance with the specified test method. The reading from each device will be recorded. When all devices in the group have been tested, the recorded data shall be averaged (or the mean value computed) and compared against a maximum or minimum limit specified in the applicable acquisition document.

4. SUMMARY. The following details must be specified in the applicable acquisition document:

- a. Absolute maximum and minimum limits.
- b. Maximum or minimum limits on the average or mean.
- c. Group size.
- d. Requirements for data logging, special marking, and special provisions for group packaging and shipment, where applicable.

MIL-STD-883J
w/CHANGE 5

This page intentionally left blank

METHOD 5002.1

PARAMETER DISTRIBUTION CONTROL

1. PURPOSE. The purpose of this method is to define a technique for assuring a normal distribution for any test method listed in the 3000 or 4000 series of this standard. This method is not intended for general application to acquisitions where it is important only to assure that device parameters are between specified limits. It is intended for use only where it is necessary to control the distribution of parameter values within the specified group. When this method is employed, it is expected that the specified group of devices tested will be packaged for shipment as a group together with the required data. It is also expected that some provisions will be required for special marking of devices subjected to this method to identify that they have met the selection criteria involved and that they are therefore not directly interchangeable with identical devices which have not been controlled or selected in this manner.

2. APPARATUS. For distribution control, it is desirable for the measuring equipment, in addition to the capabilities listed in section 3000 and 4000, to have the capability of rejecting and counting the devices above or below the specified extreme limits, and to also separate and count the devices that fall above or below the sigma limits. If the equipment does not have this capability, the units shall be read to the specified parameter conditions and the data recorded. Identification of units to the data shall also be required. Data analysis and unit separation shall be hand performed in the case where automatic equipment is not used.

3. PROCEDURE. Microelectronic devices shall be separated into groups. Each group will be tested, in accordance with the specific method for the maximum and minimum limits specified in the applicable acquisition document. All failures will be removed from the original group. The remaining units will be tested for the following: Not less than 12 percent but not greater than 18 percent of units tested will fall below the mean -1σ limit. Not greater than 18 percent but not less than 12 percent of units tested will fall above the mean $+1\sigma$ limit.

4. SUMMARY. The following details must be specified in the applicable acquisition document:

- a. Absolute maximum and minimum limits.
- b. Mean value.
- c. $+1\sigma$ and -1σ value.
- d. Group size.
- e. Requirements for data logging, special markings, and special provisions for packaging and shipment, where applicable.

MIL-STD-883J
w/CHANGE 5

This page intentionally left blank

METHOD 5003

FAILURE ANALYSIS PROCEDURES FOR MICROCIRCUITS

1. PURPOSE. Failure analysis is a post mortem examination of failed devices employing, as required, electrical measurements and many of the advanced analytical techniques of physics, metallurgy, and chemistry in order to verify the reported failure and identify the mode or mechanism of failure as applicable. The failure analysis procedure (as indicated by test condition letter) shall be sufficient to yield adequate conclusions, for determination of cause or relevancy of failure or for initiation of corrective action in production processing, device design, test or application to eliminate the cause or prevent recurrence of the failure mode or mechanism reported.

1.1 Data requirements. When required by the applicable acquisition document the failure analyst shall receive, with the failed part, the following information:

- a. Test conditions: This shall include the type of test or application, the in-service time (when available), temperature, and other stress conditions under which the device failed.
- b. System conditions: This shall include the exact location of failure in the equipment, date, test and inspection or both, at which defect was first noted, any unusual environmental conditions and all related system anomalies noted at time of removal of the failed unit. The equipment symptoms shall also be recorded.
- c. General device information: This shall include part type numbers and serial numbers (when applicable), date code, and other identifying information, and size of production or inspection lot (when applicable).

2. APPARATUS. The apparatus required for failure analysis includes electrical test equipment capable of complete electrical characterization of the device types being analyzed, micromanipulators capable of point-to-point probing on the surface of device dies or substrates, as required, and microscopes capable of making the observations at the magnifications indicated in the detailed procedures for the specified test condition. In addition, special analytical equipment for bright field, dark field and phase contrast microscopy, metallographic sectioning, and angle lapping are required for the test condition C. Special analytical equipment for test condition D are as detailed in the procedure and shall be available only as required for each specific device analysis at that level. Apparatus for x-ray radiography, hermeticity test, and other specific test methods shall be as detailed in the referenced method. Cleaning agents, chemicals for etching, staining, oxide, or metallization removal shall be available as required.

3. PROCEDURE. Failure analysis shall be performed in accordance with the specified test condition letter (see 4).

3.1. Test condition A. Failure verification. This represents a minimal diagnosis, comprised of the electrical verification of the failure including external and internal photographic recording of the suspected mode or mechanism of failure. The following steps (see 3.1.1 through 3.1.5) shall be performed in the sequence indicated and the results included in the failure analysis report. The sequence may be modified or additional tests performed when justified by an analysis of the results of previous steps in the sequence.

3.1.1 External examination. This shall include an optical examination at a magnification of 30X minimum of:

- a. The condition of the leads, plating, soldered, or welded regions.
- b. Condition of external package material, seals, marking, and other failures as warranted.

Photographic records shall be made at suitable magnification of any unusual features.

3.1.2 Electrical verification procedures. This shall include the measurement of all electrical parameters in the applicable acquisition document.

3.1.3 Additional electrical tests. These shall be performed specifically for the determination of opens and shorts:

- a. Threshold test. Determine the forward characteristic obtained for each pin to substrate and compare to the device schematic and structure. Excessive forward voltage drop may indicate an open or an abnormally high resistance current path.
- b. Case isolation. (For metal packages or those with metal lids or headers only.) Apply a voltage between the package and the external leads. Current flow determines the presence of shorts-to-case.
- c. As an alternative to a. and b. above, suitable electrical tests may be made to determine that no opens, shorts, or abnormal characteristics exist between pairs of pins, pins and die or substrate, or pins and device package.

3.1.4 Internal examination. The lid of the failed device shall be carefully removed and an optical examination made of the internal device construction at a minimum magnification of 30X. A color photograph, at suitable magnification to show sufficient detail, shall be taken of any anomalous regions which may be related to the device failure.

3.1.5 Information obtainable. The following is a partial list of failure modes and mechanisms which may be identified using test condition A:

- a. Overstress conditions resulting from device abuse, transients, or inadequate power supply regulation, evidenced as open or shorted leads, and other metallization problems, such as flashover between contacts with the circuit.
- b. Excessive leakage currents indicating degraded junctions.
- c. Resistance changes.
- d. Degradation of time response or frequency dependent parameters.
- e. Opens and shorted leads or metallization land areas.
- f. Undercut metals.
- g. Intermetallic formation.
- h. Poor bond placement and lead dress.
- i. Thin metal at oxide steps.
- j. Migration of metal.
- k. Oxide contamination - discoloration.
- l. Oxide defects, cracks, pinholes.
- m. Mask misregistration.
- n. Reactions at metal/semiconductor contact areas.
- o. Degradation of lead at lead frame.

- p. Shorts through the oxide or dielectric.
- q. Missing or peeling metals.
- r. Corroded metals within package.
- s. Cracked die or substrate.

3.2 Test condition B. This is a more extensive procedure which supplements test condition A with x-ray radiography, seal testing, additional electrical measurements, package cleaning, vacuum baking, and probing procedures to aid in confirmation of suspected modes and mechanisms. The following steps shall be performed in the sequence indicated and the results included in the failure analysis report. The sequence may be modified or additional tests performed when justified by an analysis of the results of previous steps in the sequence.

3.2.1 External examination. This shall include an optional examination at a magnification of 30X minimum of:

- a. The conditions of leads, platings, soldered, or welded regions.
- b. Condition of external package material, seals, markings, and other features as warranted.

Photographic records shall be taken at suitable magnification of any unusual features.

3.2.2 Electrical verification procedures. This shall include the measurement of all electrical parameters in the applicable acquisition document.

3.2.3 Additional electrical tests. In addition to the threshold and case isolation tests, this section provides for curve tracer pin to pin measurements and other nonstandard measurements which allow electrical characterization of significant physical properties.

- a. Threshold test. Determine the forward characteristic obtained for each pin to substrate and compare to the device schematic and structure. Excessive forward voltage drop may indicate an open or abnormally high resistance in the current path.
- b. Case isolation. (For metal packages or those with metal lids or headers only.) Applying a voltage between the package and the external leads. Current flow determines the presence of shorts-to-case.
- c. Pin-to-pin two and three terminal electrical measurements utilizing a transistor curve tracer, electrometer, picoammeter, capacitance bridge, and oscilloscope, as required, shall be performed and results recorded for lead combinations involving the defective portion of the microcircuit. Gain, transfer, input versus output, forward and reverse junction characteristics, shall be observed and interpreted. Resulting characteristics may be compared to those obtained from a good unit, and differences interpreted for their relation to the device failure.

3.2.4 X-ray radiography. A film record is required of the failed device taken normal to the top surface of the device, and where applicable, additional views shall be recorded. This shall be performed when open or shorted leads, or the presence of foreign material inside the device package are indicated from electrical verification of failure or there is evidence of excessive temperature connected with the device failures.

3.2.5 Fine and gross seal testing. This shall be performed in accordance with method 1014 of this standard.

3.2.6 External package cleaning. When there is evidence of contamination on the package exterior, the device shall be immersed in standard degreasing agents followed by boiling deionized water. After drying in clean nitrogen, critical parameters in the applicable acquisition document shall be remeasured in accordance with 3.2.1 above.

3.2.7 Internal examination. The lid of the failed device shall be carefully removed and an optical examination made of the internal device construction, at a minimum magnification of 30X. A color photograph, at suitable magnification to show sufficient detail, shall be taken of any anomalous regions which may be related to the device failure. Where there is evidence of foreign material inside the device package, it shall be removed using a stream of dry compressed inert gas or appropriate solvents. The relationship of the foreign material to device failure (if any) shall be noted and if possible, the nature of the material shall be determined.

3.2.8 Electrical verification procedures. Critical parameters of the individual specification shall be remeasured and recorded.

3.2.9 Vacuum bake. This shall be performed at the suggested condition 10^{-5} torr, 150°C to 250°C for 2 hours noting any change in leakage current, as a result of baking, using a microammeter.

3.2.10 Electrical verification procedures. Critical parameters of the individual specification shall be remeasured and recorded.

3.2.11 Multipoint probe. A multipoint probe shall be used as applicable to probe active regions of the device to further localize the cause of failure. A curve tracer shall be used to measure resistors, the presence of localized shorts and opens, breakdown voltages, and transistor gain parameters. A microammeter shall be used for measuring leakage currents, and where applicable, a capacitance bridge shall be employed for the determination of other junction properties. It may be necessary to open metallization stripes to isolate components.

3.2.12 Information obtainable. The procedures of test condition B can result in the following information in addition to that outlined in 3.1.5:

- a. Hermeticity problems.
- b. Radiographically determined defects such as poor wire dress, loose bonds, open bonds, voids in die or substrate mount, presence of foreign materials.
- c. Further definition of failed device region.
- d. Stability of surface parameters.
- e. Quality of junctions, diffusions and elements.

3.3 Test condition C. In this procedure additional metallographic analysis techniques are provided to supplement the analysis accomplished in test condition B, and shall be performed after completion of the full procedure of test condition B. In test condition C, one of the procedures (see 3.3.1, 3.3.2, and 3.3.3) shall be selected as appropriate and the steps shall be followed in the sequences indicated. The sequence may be modified or additional tests performed when justified by the analysis of the results of previous steps in the sequence.

3.3.1 Total device cross section. This procedure shall be used where there are indications of defects in the package, die or substrate, bonds, seals, or structural elements. The following steps shall be performed:

- a. Mount the device in the appropriate orientation for cross sectioning procedures.
- b. Section to reveal desired feature(s) and stain where applicable.
- c. Employ bright field, dark field, or polarized light photomicrography at suitable magnification.
- d. Make photographic record of defective regions or features pertinent to the mode or mechanism of failure.

3.3.2 Oxide defect analysis. This procedure shall be used where there are indication of oxide (or other dielectric) structural anomalies or contamination within or under the oxide or where it is necessary to determine the specific location and structure of such defects. The following steps shall be performed:

- a. Remove bonds to die or substrate and remove metallized interconnection layer(s).
- b. Observe the oxide using interferometric or phase contrast photomicrography at suitable magnification and make appropriate photographic record.
- c. Observe and probe semiconductor contact (window or cut) areas as applicable, recording appropriate electrical characteristics.
- d. Mount the die or substrate in the appropriate orientation for sectioning (angle or cross) procedures, cut or lap to reveal desired features and stain where applicable.
- e. Make photographic record at suitable magnification.

3.3.3 Diffusion defect analysis. This procedure shall be used where there are indications of diffusion imperfections, diffusion of contact metal into the semiconductor, structural defects in the semiconductor or anomalies in junction geometries. The following steps shall be performed:

- a. Remove bonds to die or substrate and remove metallized interconnection layer(s).
- b. Remove oxide or other dielectric passivation layer.
- c. Probe contact regions recording appropriate electrical characteristics.
- d. Stain surface to delineate junctions.
- e. Mount the die or substrate in the appropriate orientation for cross sectioning or angle lapping, as applicable.
- f. Cut or lap as required to expose significant features and stain junctions (may involve successive lap and stain operations to approach specific defect).
- g. Make photographic record at suitable magnification of significant features and record pertinent electrical probing results.

3.3.4 Information obtainable. Failure analysis in accordance with test condition C provides additional capability for detecting or defining the following types of defects:

- a. Oxide or dielectric imperfections.
- b. Oxide or dielectric thicknesses.

- c. Diffusion imperfections.
- d. Junction geometries.
- e. Intermetallic phase formation.
- f. Voids at the bond/metallization interface.
- g. Diffusion of contact metal into the semiconductor or substrate.
- h. Migration of metals across, through, or under the oxide or dielectric.
- i. Voids in die or substrate mount.

3.4 Optional measurements. The purpose of failure analysis is to obtain sufficient information to initiate corrective action in device design, production, test, or application. It may be necessary to obtain more detailed information than can be acquired in test conditions A, B, or C on the nature of contaminants or phases observed, concentrations, dimensions of submicroscopic features, etc. The selection and use of a number or less conventional analytical techniques by highly qualified personnel can provide this more extensive or fundamental knowledge of the precise chemical, physical, or electrical mechanisms of failure. The decision as to which techniques are appropriate and the point in the analytical sequence of test conditions A, B, or C at which they should be employed is contingent on the nature of information desired and previous results obtained from the specified analytical procedures, and must be left to the discretion of the analyst. Any of the following techniques may therefore be introduced into a failure analysis sequence at the appropriate point provided precautions are taken to avoid destruction of the evidence of failure which may be observed in subsequent procedures. Where multiple samples of the same type of device or failure exist, it shall be permissible to subdivide the quantity of devices and employ destructive techniques in parallel with the specified test condition provided all samples have been exposed to electrical verification tests and internal examination (see 3.1.1 through 3.1.3 and 3.2.1 through 3.2.5) prior to any of the optional measurements. When any of these optional measurements are employed, they shall be listed in the failure analysis report including the details of the method applied, conditions of test and results.

- a. Residual gas analysis. When device surface contamination is indicated as a possible cause of failure, the lid of an unopened device shall be punctured and the internal gaseous ambient analyzed for the type and concentration of volatile products. This information then supplements electrical leakage current measurements and hermeticity tests.
- b. Surface profilometer measurement. A mechanical determination of surface topography variations can be made using this type of instrument. This records the vertical motion of a stylus moved across the surface of the device. This information can be used to quantitatively determine oxide, dielectric, or metal thicknesses.
- c. Photoscanning. A device, with leads and interconnections intact, after being opened, can be scanned with a small diameter beam of light which generates photovoltages in active p-n junctions. This generated photovoltage which is dependent on many physical junction properties indicates the presence of surface channels or inversion layers or both, caused by contamination on, in, or under the passivating oxide layer. It is also possible to locate certain regions of enhanced high field multiplication, mask misregistration, imperfect diffusions, as well as other device imperfections involving junction properties.
- d. Infrared scanning. An IR detector, sampling infrared radiation from various points of the surface of an operating microcircuit, can detect the location of hot spots and other thermal abnormalities.

- e. Scanning electron microscopy and electron beam microanalysis. The scanning electron microscope, employing an electron beam with a diameter on the order of a few hundred angstroms, is the most effective means of attaining device structural information without the need for special sample preparation procedures. The scanning electron microscope can perform chemical analysis, such as the microanalyzer, by incorporating a nondispersive x-ray detector. An electron beam microanalyzer can be used for x-ray spectrochemical analysis of micron sized volumes of material. Several other device structural properties are determinable through detection and display of back-scattered primary electrons and secondary electrons. These instruments are most generally used for:
 - (1) Determination of surface potential variations using secondary electron scanning microscopy. The small size of the electron beam coupled with the properties of secondary electrons result in the ability to examine physical defects with much higher resolution and depth of field than light microscopy.
 - (2) Analysis of micron sized defects such as oxide pin-holed, metallization grain structure.
 - (3) Determination of products of solid state reactions, such as diffusion, precipitation, and intermetallic formation.
 - (4) Corrosion product identification.
 - f. Electron microscopy. An examination at extremely high magnification of the structure of failed metallization and bulk materials is best accomplished using electron microscopy.
 - g. Special test structures. Often the amount of reacted material on a failed circuit is too small to allow definitive determination of chemical and structural properties. In addition, it is often necessary to reproduce the failure in a controlled experimental manner for verification of the mechanism of failure. Special test structures may be fabricated with variations in geometry and materials permitting study of the mechanism without extraneous influences. This is most advantageous when information is desired concerning the basic failure mechanism(s).
4. SUMMARY. The following details must be specified in the applicable acquisition document:
- a. Test condition letter (see 3.) for test conditions A, B, or C and where applicable, optional measurements (see 3.4), identifying the specific procedures to be applied and details as to their option application.
 - b. Any special measurements not described in the applicable test condition.
 - c. Requirements for data recording and reporting including instructions as to disposition of original data, photographs, radiographs, etc.
 - d. Physical and electrical specifications and limits for the device being analyzed.

MIL-STD-883J
w/CHANGE 5

This page intentionally left blank

METHOD 5004.13

SCREENING PROCEDURES

1. PURPOSE. This method establishes screening procedures for total lot screening of microelectronics to assist in achieving levels of quality and reliability commensurate with the intended application. It must be used in conjunction with other documentation such as appendix A of MIL-PRF-38535 or an applicable device specification to establish the design, material, performance, control, and documentation requirements which are needed to achieve prescribed levels of device quality and reliability. In recognition of the fact that the level of screening has a direct impact on the cost of the product as well as its quality and reliability, two standard levels of screening are provided to coincide with two device classes or levels of product assurance. Since it is not possible to prescribe an absolute level of quality or reliability which would result from a particular screening level or to make a precise value judgment on the cost of a failure in an anticipated application, two levels have been arbitrarily chosen. The method provides flexibility in the choice of conditions and stress levels to allow the screens to be further tailored to a particular source, product, or application based on user experience. The user is cautioned to collect experience data so that a legitimate value judgment can be made with regard to specification of screening levels. Selection of a level better than that required for the specific product and application will, of course, result in unnecessary expense and a level less than that required will result in an unwarranted risk that reliability and other requirements will not be met. In the absence of specific experience data, the class B screening level is recommended for general applications. Guidance in selecting screening levels or predicting the anticipated reliability for microcircuits may be obtained from MIL-HDBK-217 Military Standardization Handbook Reliability Prediction.

NOTE: Reference to method 5004 on a stand-alone basis (not indicating compliance or noncompliance to 883) requires full compliance to 1.2.1 of this standard.(See 1.2.2)

2. APPARATUS. Suitable electrical measurement equipment necessary to determine compliance with applicable acquisition documents and other apparatus as required in the referenced test methods.

3. PROCEDURE.

3.1 Screening procedures for microcircuits. Screening of microcircuits shall be conducted as described in Table I, Screen Tests 1 through 19, and in the sequence shown except where variations in sequence are specifically allowed herein. This provision does not preclude the performance of additional tests or inspection which may be required for specific devices or which may be desirable to optimize results of screening; however, any such special test inspections shall be subjected to the requirements of A.3.4.3 of appendix A of MIL-PRF-38535. Any burn-in in addition to that specified is only permitted when documented in the lot records, and any failures shall be counted in applicable PDA calculations. Where end-point or post-test measurements are required as part of any given test method used in the screening procedure and where such posttest measurements are duplicated in the interim (post burn-in) or final electrical tests that follow, such measurements need not be duplicated and need be performed only as part of the interim (post burn-in) or final electrical tests. Devices which pass screening requirements of a higher reliability level shall be considered to meet the screening requirements of all lower levels. In no case shall screening to a lower level than that specified be permitted. Microcircuits which are contained in packages which have an inner seal or cavity perimeter of 2 inches or more in total length or which have a package mass of 5 grams or more may be treated in accordance with 3.2 as an alternative to Screen Test 5.

Qualified manufacturers list (QML) manufacturers who are certified and qualified to MIL-PRF-38535 or who have been granted transitional certification to MIL-PRF-38535 may modify the class level B screening table (Table I) as specified in the applicable device specification or drawing and as permitted in 1.2 of MIL-STD-883 provided the modification is contained in the manufacturers quality management (QM) plan and the "Q" or "QML" certification mark, is marked on the devices. For contractor prepared drawings, with specific references to individual test methods of MIL-STD-883 (e.g., method 1010, method 2001, etc.); these test methods may not be modified by a QML manufacturer without the knowledge and approval of the acquiring activity.

3.2 Constant acceleration procedure for large packages (see Table 1, Screen Test 5). Microcircuits which are contained in packages which have an inner seal or cavity perimeter of 2 inches or more in total length or have a package mass of 5 grams or more may be treated in accordance with provisions below as an alternate to the procedure of Table 1, Screen Test 5.

Delete test condition E and replace with test conditions as specified in the applicable device specification. Unless otherwise specified in the acquisition document, the stress level for large, monolithic microcircuit packages shall not be reduced below test condition D. If the stress level specified is below condition D, the manufacturer must have data to justify this reduction and this data must be maintained and available for review by the preparing or acquiring activity. The minimum stress level allowed is condition A.

3.3 Alternate procedures to method 2010 internal visual for microcircuits. Alternate procedures may be used on an optional basis on any microcircuit, provided that the conditions and limits of the alternate procedures are submitted to, and approved by the preparing activity, or the acquiring activity.

3.3.1 Alternate procedures.

Alternate 1: The deletions and the changes stated in 3.3.1a are allowable for class level B product only if the requirements of 3.3.1b and 3.3.1c are imposed and any of the following conditions exists.

1. Minimum horizontal geometry is less than 3 micrometers (μm).
 2. Interconnects consisting of two or more levels.
 3. Opaque materials mask design features.
- a. For inspection of each microcircuit die, delete the inspection criteria of 3.1.1, 3.1.2, 3.1.3, 3.1.4, 3.1.5, 3.1.6, 3.1.7, and 3.2.5 of condition B of method 2010 and for use in conjunction with alternate procedures add 3.1.1.1, 3.1.1.2, 3.1.1.6, 3.1.3, 3.1.4, and 3.2.5 to the low magnification inspection of method 2010.
- b. Temperature cycling (Screen Test 4). The minimum total number of temperature cycles shall be 10.
- (1) The manufacturer shall perform a high magnification visual inspection on a small sample of devices (e.g., 5(0)) to monitor the process. This inspection may be performed at wafer level.
- c. Special electrical screening tests shall be applied to each microcircuit die at the wafer, individual die (chip) or packaged microcircuit level in accordance with the requirements of 3.3.2 of MIL-STD-883, method 5004. The conditions and limits of the electrical tests (in Table III format) shall be submitted to the preparing activity for approval and subsequently maintained on file with the qualifying activity. These special screens are in addition to the required electrical parametric tests which the device must pass and shall be designed to screen out devices with defects that were not inspected to the full criteria of Screen Test 3 (internal visual). Due to the nature of these tests, they are not to be repeated as part of the qualification and quality conformance procedures in accordance with method 5005.

Alternate 2: The requirements and conditions for use of this alternate are contained in appendix A of this method. This option applies to both class level B and class level S microcircuits.

TABLE I. Screening procedure for hermetic classes Q, V and non-hermetic class Y microcircuits

Screening Tests	MIL-STD-883, test method (TM) and conditions		
	Class Q (class level B)	Class V (class level S)	Class Y (class level S)
1. Wafer lot acceptance test	QM plan (see H.3.2.1.4) <u>1/</u>	QM plan (see H.3.2.1.4) <u>1/</u> or TM 5007 of MIL-STD-883 (all lots)	QM plan (see H.3.2.1.4) <u>1/</u> or TM 5007 of MIL-STD-883 (all lots)
2. Nondestructive bond pull (NDBP) test <u>2/</u>		TM 2023	TM 2023
3. Internal visual inspection <u>3/</u>	TM 2010, condition B	TM 2010, condition A	TM 2010, condition A
4. Temperature cycling <u>4/</u>	TM 1010, condition C, 10 cycles minimum	TM 1010, condition C, 10 cycles minimum	TM 1010, condition C, 10 cycles minimum
5. Constant acceleration <u>5/</u>	TM 2001, condition E (minimum), Y1 orientation only	TM 2001, condition E (minimum), Y1 orientation only	TM 2001, condition E (minimum), Y1 orientation only
6. Visual inspection <u>6/</u>	100%	100%	100%
7. Particle Impact Noise Detection (PIND) test <u>7/ 8/</u>		TM 2020, test condition A on each device	TM 2020, test condition A on each device
8. Serialization <u>9/</u>	In accordance with device specification (100%)	In accordance with device specification (100%)	In accordance with device specification (100%)
9. Pre burn-in (Interim) electrical parameters test <u>10/</u>	In accordance with device specification <u>11/</u>	In accordance with device specification <u>12/</u>	In accordance with device specification <u>12/</u>
10. Burn-in test: <u>10/ 13/ 14/</u>	TM 1015 160 hours at +125°C minimum	TM 1015 240 hours at 125°C, condition D <u>15/</u>	TM 1015 240 hours at 125°C , condition D <u>15/</u>
11. Post burn-in (Interim) electrical parameters test <u>10/</u>		In accordance with device specification <u>12/</u>	In accordance with device specification <u>12/</u>
12. Reverse bias burn-in test (Static burn-in) <u>13/ 14/ 16/</u>		TM 1015, Condition A or C; 144 hours at +125°C or 72 hours at +150°C minimum	TM 1015, Condition A or C; 144 hours at +125°C or 72 hours at +150°C minimum
13. Post burn-in (Interim-reverse bias) electrical parameters test <u>10/</u>		In accordance with device specification <u>12/</u>	In accordance with device specification <u>12/</u>

See footnotes at end of table.

TABLE I. Screening procedure for hermetic classes Q, V and non-hermetic class Y microcircuits - Continued.

Screening Tests	MIL-STD-883, test method (TM) and conditions		
	Class Q (class level B)	Class V (class level S)	Class Y (class level S)
14. Percent defective allowable (PDA) calculation <u>17/</u>	5 percent PDA (all lots)	5 percent PDA, 3 percent PDA for functional parameters at 25°C (all lots)	5 percent PDA, 3 percent PDA for functional parameters at 25°C (all lots)
15. Final electrical tests <u>18/</u> (see table III) a. Static test : (1) at 25°C (2) Maximum and Minimum operating temperature b. Dynamic or functional test : <u>19/</u> (1) at 25°C (2) Maximum and Minimum operating temperature c. Switching test : (1) at 25°C (2) Maximum and Minimum operated temperature	In accordance with applicable device specification (see group A test)	In accordance with applicable device specification (see group A test)	In accordance with applicable device specification (see group A test)
16. Seal test <u>20/</u> a. Fine leak b. Gross leak	TM 1014	TM 1014	Not applicable
17. Radiographic (X-ray) and/or C-SAM test <u>21/</u>		X-ray: TM 2012, Two views; C-SAM TM 2030	X-ray: TM 2012, Two views; C-SAM TM 2030
18. External visual inspection <u>22/ 23/</u>	TM 2009	TM 2009	TM 2009
19. Qualification or quality conformance inspection/TCI test sample selection	<u>24/</u>	<u>24/</u>	<u>24/</u>
20. Radiation dose rate induced latch-up test <u>25/</u>	TM 1020	TM 1020	TM 1020

See footnotes on next three pages.

Note: The screening and QCI/TCI tables from MIL-PRF-38535 and MIL-STD-883 Test Methods 5004 and 5005 have been combined for consistency. MIL-PRF-38535 shall reflect this change as well. Manufacturers shall document in their QM plan the screening and QCI/TCI requirements to either MIL-PRF-38535 or MIL-STD-883.

TABLE I. Screening procedure for hermetic classes Q, V and non-hermetic class Y microcircuits - Continued.

- 1/ Testing per manufacturer's QM plan. See paragraph H.3.2.1.4 of MIL-PRF-38535 or TM 5007 of MIL-STD-883.
- 2/ For flip chip packages Nondestructive bond pull (NDBP) test is not required.
- 3/ Unless otherwise specified, at the manufacturer's option for test samples selection of group B, bond strength test (method 5005) may be randomly selected prior to or following internal visual (method 5004), prior to sealing provided all other specification requirements are satisfied (e.g., bond strength requirements shall apply to each inspection lot, bond failures shall be counted even if the bond would have failed internal visual exam), and unsealed microcircuits awaiting further processing shall be stored in a dry, inert, controlled environment until sealed. Test method 2010 applies in full except when method 5004, alternate 1 or alternate 2 (appendix A) is in effect (see 3.3 method 5004 of MIL-STD-883). For gallium arsenide (GaAs) devices only, TM 5013 of MIL-STD-883 shall be used. For flip chip devices, both internal visual and C-SAM inspection (such as prior to bump attach to die and after bump attach to substrate and underfill cured etc.) shall be performed in accordance with TM 2010 and TM 2030.
- 4/ For devices with solder terminations, Temperature cycling test may be performed without balls and columns upon approval of Package Integrity Demonstration test Plan (PIDTP) and QM plan.
- 5/ All microcircuits shall be subjected to constant acceleration. For microcircuits which are contained in packages that have an inner seal or cavity perimeter of 2 inches or more in total length or have a package mass of 5 grams or more may be tested by replacing test condition E with condition D or with test conditions as specified in the applicable device specification. Unless otherwise specified in the acquisition document, the stress level for large, monolithic microcircuit packages shall not be reduced below test condition D. If the stress level specified is below condition D, the manufacturer must have data to justify this reduction and this deviation shall be specified in the QM plan, and data available for review by the preparing or acquiring activity. The minimum stress level allowed in this case is condition A. For flip chip devices, Constant acceleration test is not required.
- 6/ At the manufacturer's option, external visual inspection for catastrophic failures may be conducted after each of the thermal/mechanical screens, after the sequence or after seal test. Catastrophic failures are defined as missing leads, broken packages, or lids off.
- 7/ See paragraph A.4.6.3 of appendix A and paragraph B.4.1 of appendix B of MIL-PRF-38535. The PIND test may be performed in any sequence after temperature cycling test and prior to post burn-in (interim) electrical parameters test.
- 8/ For device without a cavity or for flip chip devices with underfill, PIND test is not applicable.
- 9/ Class V or class Y (class level S) devices shall be serialized prior to the first recorded electrical measurement in screening. Class Q (class level B) microcircuits shall be serialized if delta calculations or matching characteristics are a requirement of the device specification. Each microcircuit shall be assigned a unique serial number in order to trace the data back to an individual device within the inspection lot which shall, in turn, be traceable to the wafer lot from which the device originated.
- 10/ Interim (pre and post burn-in) electrical testing shall be performed when specified, to remove defective devices prior to further testing or to provide a basis for application of percent defective allowable (PDA) criteria when PDA is specified (Ref: Screen Test 14: PDA calculation, and footnote 17 herein). If no device specification or drawing exists, subgroups tested shall at least meet those of the most similar device specification or standard microcircuit drawing (SMD). This test need not include all specified device parameters, but shall include those measurements that are most sensitive to the time and temperature effects of burn-in and the most effective in removing electrically defective devices.
- 11/ When specified in the applicable device specification, 100 percent of the devices shall be tested and the results recorded for those parameters requiring delta calculations.
- 12/ For class V and class Y (class level S) microcircuit devices, delta measurements shall be performed. The specific delta parameters shall be as defined in the applicable device specification. Pre burn-in and post burn-in interim electrical parameters shall be read and recorded when delta measurements have been specified as part of post burn-in electrical measurements, 100 percent of the devices shall be tested and the results shall be recorded for those parameters requiring delta calculations.

TABLE I. Screening procedure for hermetic classes Q, V and non-hermetic class Y microcircuits - Continued.

- 13/ Burn-in shall be performed on all QML microcircuits, except as modified in accordance with SMD section 4.2, or above their maximum rated operating temperature (for devices to be delivered as wafer or die, burn-in of packaged samples from the wafer lot shall be performed to a quantity accept level of 10(0)). For microcircuits whose maximum operating temperature is stated in terms of ambient temperature (T_A), Table I of TM 1015 of MIL-STD-883 applies. For microcircuits whose maximum operating temperature is stated in terms of case temperature (T_C), and where the ambient temperature would cause T_J to exceed $+175^{\circ}\text{C}$, the ambient operating temperature may be reduced during burn-in from $+125^{\circ}\text{C}$ to a value that will demonstrate a T_J between $+175^{\circ}\text{C}$ and $+200^{\circ}\text{C}$ and T_C equal to or greater than $+125^{\circ}\text{C}$ without changing the test duration. Data supporting this reduction shall be documented in the QM plan and shall be available to the acquiring and qualifying activities upon request. For devices with solder terminations, burn-in test may be performed before solder balls/columns have been attached to the packages.
- 14/ When test condition F of method 1015 for temperature accelerated screening is used for either burn-in or reverse bias burn-in, it shall be used for both. Also, when devices have aluminum/gold metallurgical systems (at either the die pad or package post), the constant acceleration test shall be performed after burn-in and before completion of the final electrical tests (e.g., to allow completion of time limited tests but that sufficient 100 percent electrical testing to verify continuity of all bonds is accomplished subsequent to constant acceleration).
- 15/ Where applicable, dynamic burn-in test shall be performed, and test condition F of method 1015 and temperature accelerated test requirement shall not apply. For class V or class Y (class level S), burn-in test shall be performed in accordance with TM 1015 of MIL-STD-883, on each device for 240 total hours at $+125^{\circ}\text{C}$. For a specific device type, the burn-in duration may be reduced from 240 to 160 hours if three consecutive production lots of identical parts, from three different wafer lots pass percent defective allowable (PDA) requirements after completing 240 hours of burn-in. Sufficient analysis (not necessarily failure analysis) of all failures occurring during the run of the three consecutive burn-in lots shall not reveal a systematic pattern of failure indicating an inherent reliability problem which would require that burn-in be performed for a longer time. The manufacturer's burn-in procedures shall contain corrective action plans, approved by the qualifying activities for dealing with lot failures.
- 16/ The reverse bias burn-in is a requirement only when specified in the applicable device specification and is recommended only for a certain MOS, linear or other microcircuits where surface sensitivity may be a concern. When reverse bias burn-in is not required, interim post burn-in electrical parameter measurements shall be omitted. The order of performing the burn-in test and the reverse bias burn-in test may be inverted. Static burn-in may be substituted for high temperature reverse bias burn-in based on device technology and must be approved by the QA. Moreover, burn-in time-temperature regression Table I of TM 1015 of MIL-STD-883 can be used for determination of reverse bias burn-in time and temperature.
- 17/ The percent defective allowable (PDA) shall be 5 percent or one device, whichever is greater. This PDA shall be based, as a minimum, on failures from group A, subgroup 1 plus deltas (in all cases where delta parameters are specified) with the parameters, deltas and any additional subgroups (or subgroups tested in lieu of A-1) subject to the PDA as specified in the applicable device specification or drawing. If no device specification or drawing exists, subgroups tested shall at least meet those of the most similar device specification or Standard Microcircuit Drawing. In addition, for class V or class Y (class level S) the PDA shall be 3 percent (or one device, whichever is greater) based on failures from functional parameters measured at room temperature. For class level S screening where an additional reverse bias burn-in is required, the PDA shall be based on the results of both burn-in tests combined. The verified failures after burn-in divided by the total number of devices submitted in the lot or subplot for burn-in shall be used to determine the percent defective for that lot, or subplot and the lot or subplot shall be accepted or rejected based on the PDA for the applicable device class. Lots and sublots may be resubmitted for burn-in one time only and may be resubmitted only when the percent defective does not exceed twice the specified PDA (10 percent) or 2 devices, whichever is greater. This test need not include all specified device parameters, but shall include those measurements that are most sensitive to and effective in removing electrically defective devices (see A.4.6.1.1 and A.4.6.1.2 of MIL-PRF-38535).

TABLE I. Screening procedure for hermetic classes Q, V and non-hermetic class Y microcircuits - Continued.

- 18/ Final electrical testing of microcircuits shall assure that the microcircuits tested meet the electrical requirements of the device specification and shall include the tests of Table III, group A, subgroups 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, and 11, unless otherwise specified in the device specification. For solder termination devices, ball grid array (BGA) packages electrical test shall be performed across the full military temperature range after attachment of the solder balls on the package, and for Column Grid Array (CGA) packages, electrical test shall be performed across the full military temperature range before attachment of the solder columns on the package. After column attach, electrical test shall be performed at 25°C (Group A, subgroup 1) as a minimum to verify that no electrical/mechanical damage has been introduced due to the column attach process.
- 19/ Functional tests shall be conducted at input test conditions as follows: $V_{IH} = V_{IH(min)} + 20$ percent, -0 percent; $V_{IL} = V_{IL(max)} + 0$ percent, -50 percent; as specified in the most similar military detail specification. Devices may be tested using any input voltage within this input voltage range but shall be guaranteed to $V_{IH(min)}$ and $V_{IL(max)}$.

CAUTION: To avoid test correlation problems, the test system noise (e.g., testers, handlers, etc.) should be verified to assure that $V_{IH(min)}$ and $V_{IL(max)}$ requirements are not violated at the device terminals.

- 20/ The fine and gross leak seal tests shall be performed separately or together, between constant acceleration and external visual inspection test. For class level S and class level B devices, all device lots (sublots) having any physical processing steps (e.g., lead shearing, lead forming, solder dipping to the glass seal, change of, or rework to, the lead finish, etc.) performed following seal or external visual inspection shall be retested for hermeticity and visual defects. This shall be accomplished by performing, and passing, as a minimum, a sample seal test (method TM 1014) using an acceptance criteria of a quantity (accept number) of 116(0), and an external visual inspection (method TM 2009) on the entire inspection lot (sublot). For devices with leads that are not glass-sealed and that have a lead pitch less than or equal to 1.27 mm (0.050 inch), the sample seal test shall be performed using an acceptance criteria of a quantity (accept number) of 15(0). If the sample fails the acceptance criteria specified, all devices in the inspection lot represented by the sample shall be subjected to the fine and gross seal tests and all devices that fail shall be removed from the lot for final acceptance. For class level S devices, with the approval of the qualifying activity, an additional room temperature electrical test may be performed subsequent to seal, but before external visual, if the devices are installed in individual carriers during electrical test.
- 21/ The radiographic and/or C-SAM screening test may be performed in any sequence after serialization. Only one view is required for flat packages and leadless chip carriers having lead (terminal) metal on four sides. For flip chip technology, only C-SAM inspection is required. C-SAM inspection may be performed in any sequence after underfill cure for flip chip technology. For additional requirements for this test, see appendix B paragraph B.4.1 of MIL-PRF-38535.
- 22/ External visual inspection shall be performed on the lot any time after radiographic test and prior to shipment, and all shippable samples shall have external visual inspection at least subsequent to qualification or quality conformance inspection testing.

TABLE I. Screening procedure for hermetic classes Q, V and non-hermetic class Y microcircuits - Continued.

- 23/ The manufacturer shall inspect the devices 100 percent or on a sample basis using a quantity/accept number of 116(0). If one or more rejects occur in this sample, the manufacturer may double the sample size with no additional failures allowed or inspect the remaining devices 100 percent for the failed criteria and remove the failed devices from the lot. If the double sample also has one or more failures, the manufacturer shall be required to 100 percent inspect the remaining devices in the lot for the failed criteria. Re-inspection magnification shall be no less than that used for the original inspection for the failed criteria.
- 24/ Samples shall be randomly selected from the assembled inspection lot for testing in accordance with the specific device class and lot requirements of Group A, B, C, D, E and applicable appendices of MIL-PRF-38535 or TM 5005 of MIL-STD-883; after the specified screen requirements herein Table I or TM 5004 have been satisfactorily completed.
- 25/ Radiation dose rate induced latch-up screen test shall be conducted when specified in purchase order or contract. Dose rate induced latch-up screen test is not required when radiation induced latch-up is verified to be not possible such as SOI, SOS and dielectrically isolated technology devices. If radiation dose rate induced latch-up screen test is required, it may be performed at any screening operation step after seal test, at the manufacturer's option. Test conditions, temperature, and the electrical parameters to be measured pre, post, and during the test shall be in accordance with the device specification. The PDA for each inspection lot for class V or class Y (class level S) subplot submitted for radiation latch-up test shall be 5 percent or one device, whichever is greater.

3.3.2 Description of special electrical screening tests. The special electrical screens shall consist of a series of electrical tests each of which can be categorized as either a voltage stress test or a low level leakage test.

3.3.2.1 Voltage stress tests. The purpose of voltage stress tests is to eliminate those failure mechanisms which are voltage sensitive. These tests shall be designed such that each circuit element (including metallization runs) within the microcircuit is stressed by an applied voltage which approaches or exceeds (under current limited conditions) the breakdown voltage of the circuit element under test. For those elements which cannot be placed in a reverse bias mode, the applied voltage must be equal to or greater than 120 percent of the normal operating voltage. Any device which exhibits abnormal leakage currents at the specified applied voltage conditions shall be rejected. The number of stress tests being performed will vary from a few for a simple gate to many for MSI or LSI functions.

3.3.2.2 Low level leakage tests. The purpose of the low level leakage tests (which must be performed after the voltage stress tests) is to eliminate any device that exhibits abnormal leakage. Since leakage currents can be measured only at the device terminals, the test conditions and limits will vary depending upon the type of device being tested and the function of the terminal under test (V_{CC} , input, output, etc.). However, there may be cases where this test cannot be performed, i.e., input terminals which are forwarded biased junctions or resistive networks. But, since these types of circuits are generally very sensitive to leakage currents, the device would fail parametrically if abnormal leakage currents were present. For all other cases, where these measurements can be made, the tests shall be designed as described below:

- a. For inputs which can be reverse biased, measure the input leakage at each input terminal at a voltage level which is equal to one-half the maximum rated input voltage for that device with the supply terminal grounded. The maximum allowable input leakage shall be established as shown in 3.3.2.2.1. Inputs shall be tested individually with all other input terminals grounded.
- b. For outputs which can be reverse biased, measure the output leakage at each output terminal at a voltage which is equal to the device's maximum rated input voltage with the supply terminal grounded (if possible). The maximum allowable output leakage limit shall be established as shown in 3.3.2.2.1. The input terminals shall be all grounded (if the supply terminal is grounded) or if the supply terminal is not grounded, the input terminals should be in such a state that the output terminal under test is in the reverse biased mode. All outputs shall be tested.
- c. Measure the supply terminal leakage current at a voltage which is equal to 80 percent of the voltage required to forward-bias a single PN junction on the device under test. The maximum allowable supply terminal leakage shall be established as shown in 3.3.2.2.1.

3.3.2.2.1 Establishing maximum leakage current limits. The maximum allowable leakage current shall be the upper 3 sigma value as established through an empirical evaluation of three or more production lots which are representative of current production. Any process change which results in a substantial shift in the leakage distribution shall be cause for recalculation and resubmission of this limit. The low current sensitivity of the test system shall be no higher than 20 percent of the expected mean value of the distribution.

3.4 Substitution of test methods and sequence.

3.4.1 Stabilization bake. Molybdenum-gold multilayered conductors shall be subject to stabilization bake in accordance with method 1008, condition C immediately before performing internal visual inspection Screen Test 3.

3.4.2 Accelerated testing. When test condition F of method 1015 for temperature/time accelerated screening is used for either burn-in (Screen Test 10) or reverse bias burn-in (Screen Test 12), it shall be used for both. Also, when devices have aluminum/gold metallurgical systems (at either the die pad or package post), the constant acceleration test (Screen Test 5) shall be performed after burn-in and before completion of the final electrical tests (Screen Test 15) (i.e., to allow completion of time limited tests but that sufficient 100 percent electrical testing to verify continuity of all bonds is accomplished subsequent to constant acceleration).

3.5 Electrical measurements.

3.5.1 Interim (pre and post burn-in) electrical parameters. Interim (pre and post burn-in) electrical testing shall be performed when specified, to remove defective devices prior to further testing or to provide a basis for application of percent defective allowable (PDA) criteria when a PDA is specified. The PDA shall be 5 percent or one device, whichever is greater. This PDA shall be based, as a minimum, on failures from group A, subgroup 1 plus deltas (in all cases where delta parameters are specified) with the parameters, deltas and any additional subgroups (or subgroups tested in lieu of A-1) subject to the PDA as specified in the applicable device specification or drawing. If no device specification or drawing exists, subgroups tested shall at least meet those of the most similar device specification or Standard Microcircuit Drawing. In addition, for class level S the PDA shall be 3 percent (or one device, whichever is greater) based on failures from functional parameters measured at room temperature. For class level S screening where an additional reverse bias burn-in is required, the PDA shall be based on the results of both burn-in tests combined. The verified failures after burn-in divided by the total number of devices submitted in the lot or subplot for burn-in shall be used to determine the percent defective for that lot, or subplot and the lot or subplot shall be accepted or rejected based on the PDA for the applicable device class. Lots and sublots may be resubmitted for burn-in one time only and may be resubmitted only when the percent defective does not exceed twice the specified PDA, or 20 percent whichever is greater. This test need not include all specified device parameters, but shall include those measurements that are most sensitive to and effective in removing electrically defective devices.

3.5.2 Final electrical measurements. Final electrical testing of microcircuits shall assure that the microcircuits tested meet the electrical requirements of the applicable device specification or drawing and shall include, as a minimum, all parameters, limits, and conditions of test which are specifically identified in the device specification or drawing as final electrical test requirements. Final electrical test requirements that are duplicated in interim (post burn-in) electrical test (Screen Test 15) need not be repeated as final electrical tests.

3.5.3 Radiation latch-up screen. Latch-up screen shall be conducted when specified in purchase order or contract. Test conditions, temperature, and the electrical parameters to be measured pre, post, and during the test shall be in accordance with the specified device specification. The PDA for each inspection lot or class level S subplot submitted for radiation latch-up test shall be 5 percent or one device, whichever is greater.

3.6 Test results. When required by the applicable device specification or drawing, test results shall be recorded and maintained in accordance with the general requirements of 4.2 of this standard and A.4.7 of appendix A of MIL-PRF-38535.

3.7 Failure analysis. When required by the applicable device specification, failure analysis of devices rejected during any test in the screening sequence shall be accomplished in accordance with method 5003, test condition A of this standard.

3.8 Defective devices. All devices that fail any test criteria in the screening sequence shall be removed from the lot at the time of observation or immediately at the conclusion of the test in which the failures was observed. Once rejected and verified as a device failure, no device may be retested for acceptance.

4. SUMMARY. The following details shall be specified:

- a. Procedure paragraph if other than 3.1, and device class.
- b. Sequence of test, test method, test condition, limit, cycles, temperature, axis, etc., when not specified, or if other than specified (see 3).
- c. Interim (pre and post burn-in) electrical parameters (see 3.5.1).
- d. Burn-in test condition (see Screen Test 10) and burn-in test circuit.
- e. Delta parameter measurements or provisions for PDA including procedures for traceability where applicable (see 3.5.1).
- f. Final electrical measurements (see 3.5.2).
- g. Constant acceleration level (see 3.2).
- h. Requirements for data recording and reporting, where applicable (see 3.6).
- i. Requirement for failure analysis (see 3.7).

APPENDIX A

PURPOSE:

This appendix addresses two problems. First, Test Method 2010 visual criteria for wafer fab induced defects is unsuitable for complex wafer process technologies, as in most cases the defects themselves cannot be seen through 200X magnification. Secondly, no current alternate suitably addresses defect control of complex wafer fab technologies. Section 20 of this document describes the conditions under which this procedure is invoked. This document implements a new technique for controlling and eliminating wafer fab induced defects, while preserving and extending the intent of the original Test Method 2010 visual criteria.

The essence of this procedure revolves around the concept that it is a manufacturer's responsibility to define and document its approach to defect reduction and control in a manner that is acceptable to the manufacturer and their qualifying activity, as specified in section 30 of this document. This includes an understanding of the reliability impact of wafer fab process-induced defects. It is expected that considerable dialogue will occur between a manufacturer and the qualifying activity, resulting in mutually agreeable defect control procedures. This document is deliberately non-specific regarding metrics such as defect sizes, defect densities, correlation and risks to allow adaptability for different process technologies, different manufacturing control methods and continuous improvement. The procedures are specified in this document with the intent that metrics and their values will be made more specific via dialogue between a manufacturer and its qualifying activity.

Defect characterization is addressed in section 40 of this document. A key element in this section is understanding the effects of process defects on final product reliability. This understanding can be achieved in many ways, including: experimentation, review of pertinent literature and certain semiconductor traditions. The depth and scope of any characterization will be determined by a manufacturer and its qualifying activity.

The concept of demonstration is discussed in many sections of this document. The methods for demonstrating defect understanding have been made as diverse as possible to allow flexibility.

As described in section 90 of this document, results of defect characterization must be documented as well as the methods for monitoring and controlling defect levels. The effectiveness of any screens that are used (in-line or end-of-line) must also be documented. The ultimate requirements for demonstration and documentation will be determined between a manufacturer and its qualifying activity. The qualifying activity will be concerned with maintenance of institutional knowledge and the level to which a manufacturer understands: defect generation, control, reduction, prevention and the effects of defects on product reliability.

This document makes the underlying assumption that a manufacturer will undertake efforts to continuously improve defect levels (i.e. reduce these levels) in its wafer fabrication processes. As part of this assumption, it is expected that the inspections, as outlined in section 50 of this document, will be used to acquire information for defect level reduction. The intent is not to create inspections which "inspect in" quality, though screens of this nature may be a part of a manufacturer's integrated defect control system. Rather, it is intended to provide an effective means of defect prevention, control and reducing defects generated by the wafer process. Ideally, the manufacturer is striving to continually improve its control systems.

Sections 60, 70 and 80 of this document deal with excursion containment, yield analysis and a system for unexpected failure.

This document makes extensive use of examples and attachments to illustrate key points and ways in which these points could be implemented. The examples are intended to be no more than examples, illustrating how the items in this procedure might be performed in a given instance. They are not intended to specify the way items must be done. A glossary of terms is provided in section 100 of this document.

APPENDIX A

INTRODUCTION:

The evolution and progress in semiconductor fabrication technology require that new quality assurance methodologies be employed which are applicable to small geometry and multiple metallization microcircuits. Removal of ineffective visual inspections require an effective foreign material and defect control program early in the manufacturing process. It is the intent of this procedure to define the key elements of such a program. It is the responsibility of each manufacturer to define and document his approach to manufacturing defect reduction and control. This program shall be approved by the qualifying activity.

The goal of this procedure is to assure that defects induced during the wafer fabrication process shall be minimized to such an extent as to avoid non-conformance of product to device specifications or premature termination of its useful life. It is expected that killer defects (as defined by the manufacturer) will not be found in the delivered product. It is expected that critical defects (as defined by the manufacturer) will be controlled to meet the intended product life.

10. SCOPE:

10.1 This procedure may be conducted for complex technology microcircuits when any of the following conditions exist:

- a. Minimum horizontal geometries are equal to or less than 1.5 μm final dimension of any current carrying conductors on the wafer, or
- b. Interconnects (eg. metal, polysilicon) conducting current consist of three or more levels and the number of logical gates exceeds 4000.
- c. Opaque materials mask design features and either or both conditions A or B apply.

10.2 This procedure may be subject to review by the acquiring activity.

10.3 Any manufacturer required to be compliant with this procedure for complex microcircuits may extend it to other devices (optional devices) that do not meet the conditions as specified in 10.1, conditions a through c herein. Extension applies only if those optional devices are manufactured primarily on the same wafer process line to most of the same process baseline (the majority of the fab equipment and process baseline used to fabricate required product as defined in 10.1, conditions a through c, is also used on extension product). All elements of the processes that are different for the extension products must meet the requirements herein.

10.4 This procedure allows for the removal, modification or reduction of inspections and screens, as a result of process improvements. For such changes, the process (and/or sub-process) must be sufficiently characterized to permit such action. Data supporting these changes must be made available to the qualifying activity upon request.

10.5 This procedure is applicable only to wafer fabrication related defects. When using this procedure the manufacturer is exempt from sections 3.1.1 (except as noted below), 3.1.2, 3.1.4, 3.1.5, 3.1.6 and 3.1.7 of conditions A and B of test method 2010. Assembly induced defects (ie: scribe damage, probe damage, bond integrity, die surface scratches and foreign material) shall be inspected at low power (30X to 60X) only, in accordance with sections 3.1.1.1, 3.1.1.6, 3.1.3 and 3.2.5 of test method 2010, conditions A and B as applicable.

10.6 This procedure does not override the requirements of any other government specifications, unless otherwise specified herein.

APPENDIX A

20. APPLICABLE DOCUMENTS. (This section is not applicable to this document.)

30. QUALIFYING ACTIVITY APPROVAL:

30.1 The manufacturer's implementation of this procedure shall be validated (audited) by the qualifying activity. The qualifying activity will issue a letter of suitability to the supplier, prior to delivery of compliant product. The letter of suitability shall specify exactly what is covered (eg: description of wafer fab line, including: location, process baseline, optional devices and technologies, etc.)

30.2 The qualifying activity shall recognize the need for auditor expertise in semiconductor wafer fabrication in order to validate a line to the requirements herein. Expertise in semiconductor wafer fabrication consists of: an understanding of wafer fabrication process flow, wafer fabrication process and measurement tools, wafer fabrication process chemistry and physics, reliability physics and defect generation and control.

40. CHARACTERIZATION OF DEFECTS AND SCREENING EFFECTIVENESS:

40.1 Products built using this procedure must have the process characterized to determine "non-critical" defects, "critical" defects and "killer" defects and to understand their impact on reliability. The characterization must consider interactive effects to the extent they have a reasonable probability of occurrence (eg: contact resistance change as affected by contact critical dimension variations interacting with dielectric film thickness variations). Defect characterization must identify categories of known defects (see 40.3), the source of each defect type (to the extent necessary to insure adequate defect control) and their population (ie: random, variation from die to die within a wafer, variation from wafer to wafer within a lot, variation from lot to lot, variation with date of manufacturer).

40.2 Methods and techniques for evaluating defect impact on reliability may include but are not limited to: designed experimentation, failure modes and effects analysis (FMEA), characterization data, analysis of field failures, analysis of unexpected failures at a manufacturer, historically available data such as public literature and proprietary information, existing reliability data, device/ process modeling, etc. It is not necessary to understand the reliability impact of each and every defect or defect combination(s); rather, the repeatable reliability performance of the delivered product must be understood in the context of defects likely to be present in the wafer process line at the time of fabrication.

40.3 Categories of defects must include the following, as a minimum (unless these defects do not occur because of process capability or other fundamental reasons):

DEFECTS:

EXAMPLES/TYPES/CONSIDERATIONS:

- Particles:	Size and composition of particles for affected mask levels and source(s) of variation.
- Conductive Traces:	Size, incidence and impact of imperfections (ie: scratches, voids, cracks, etc.). Shorting potential (ie: extrusions, hillocks, stringers, bridging, etc.). Most vulnerable areas where current carrying density violations may occur.
- Metal Corrosion:	Corrosion or corrosive elements present in metallization.
- Film Delam:	Delamination, poor adherence, excessive stress or coefficient of thermal expansion mismatches.
- Misalign:	Contact, via, poly/diff. alignment. Acceptable versus unacceptable alignment matching.

APPENDIX A

- Diffusion Pattern Violation:	Bridging between wells, width reduction (resistors) and enlargement.
- Dielectric Film Faults:	Blown contacts/via's, holes, cracking, active junction line exposure, excessive thickness variations.
- Die Surface Protection Faults:	Cracks, pinholes, scratches, voids, cornerholes, peeling/lifting, blistering, bond pad clearance.
- Diffusion, isolation defects, trenches, guard rings, other techniques:	Voids, notches in pattern diffusion, overlaps of diffusion, contact windows tub-to-tub connections (except by design), etc.

DEFECTS:

EXAMPLES/TYPES/CONSIDERATIONS:

- Film Resistor Flaws:	Scratches, voids, potential bridging, non-adherence, corrosion, alignment, overlap between resistors and conductive traces, step coverage thinning, composition (color) changes.
- Laser Trimmed Film Resistor Flaws:	Kerf width, detritus, current carrying violations (resistor width).
- Foreign Material:	Foreign to process step/ structure (chemical stains, photoresist, ink, stains, liquid droplets).

Note: See appropriate category figures in TM 2010 Conditions A and B

40.3.1 The following metallization concerns need to be addressed by the manufacturer in the process control procedures used to demonstrate metal integrity.

- a. Silicon consumption
- b. Junction spiking
- c. Silicon precipitates (nodules)
- d. Copper nucleation
- e. Nonplanarity
- f. Undercutting

APPENDIX A

- g. Notching
- h. Tunneling
- i. Cusping

40.4 Defect characterization must identify and quantify non-critical defects, critical defects, and killer defects at each mask level and establish action limits at the appropriate inspection steps. If 100% in-line or end-of-line production screens are used to remove a specific defect, action limits and inspections may not be required at the affected mask level. Characterization must determine the major sources of variations and the impact of defect attributes (ie: size, mass, composition and quantity). Characterization must comprehend the effects of defects on the mask level being characterized and their impact on subsequent mask levels, up to and including the final product. Characterization must encompass defect behavior at worse case allowable processing locations (eg: worse case physical location for critical defect generation), at worse case boundary conditions (ie: thickness, temperature, gas flow, etc.) and to worse case design rules. See Attachment #1: Example of Defect Characterization.

40.5 In accordance with the results of defect characterization, the action limits for defects must be less than the level at which the defects are known to adversely affect the reliability and performance of the device (the use of process "safety margins" must be invoked, eg: if an aluminum line with a 25% notch is known to shorten the life of the device, then margin limits for the notching must be accounted for, that is, the allowable notch limit must be less than 25%). By definition, any observation of a killer defect (one or more) exceeds its action limit.

40.6 The results of the defect characterization shall be used to establish inspection sampling requirements (ie: sample sizes and sampling frequency) and analytical techniques for in-line and end-of-line process inspections (see section 50).

40.7 The manufacturer shall establish a process baseline and put the process under formal change control after defect characterization has been completed and in-line and end-of-line inspection steps are implemented. Any changes that adversely affect the defects require re-characterization of the defects (eg #1: changing fabrication gowns may affect particulate generation and must be determined if they are equivalent or better than gowns used when the original defect characterization was completed, if better no further action, if worse, re-characterization of the line. eg #2: a change in HCl (hydrochloric acid) chemical supplier requires comparative analysis of new supplier to old supplier, relative to trace impurities, followed by an engineering evaluation to validate the impact on product. Discovery of excessive, new impurities that could not be proven benign would require re-characterization before the new supplier could be used).

40.8 Any manufacturers' imposed in-line or end-of-line screens must demonstrate their effectiveness in eliminating killer and critical defects in excess of their allowable action limit(s).

40.9 Any new defects that surface as a result of excursion containment, yield analysis, customer returns, inspection procedures, (etc.) must be characterized in accordance with specifications in section 40.

50. INSPECTION AND TEST SYSTEM:

50.1 Control and reduction of defects will result from an inspection and test system, employing process and product monitors and screens. The inspection and test system is incorporated throughout the wafer fab process flow (in-line and/or end-of-line). It is expected that an inspection and test system will prevent killer defects from appearing in the delivered product. See Attachment #2: Example of an Inspection and Test System.

50.2 Inspection and test procedures shall form an integrated approach that in total controls and reduces defects. The procedure shall consider the following criteria where applicable:

APPENDIX A

50.2.1 The supplier shall define and implement inspection and test procedures at appropriate points to monitor killer and critical defects (as identified in section 40).

50.2.2 The inspection and test procedures shall consist of sampling plans which recognize the sources of defects and their variance (ie: random, variation from die to die within a wafer, variation from wafer to wafer within a lot, variation from lot to lot, variation with date of manufacturer). Sample plans shall be consistent with statistical practices (distributional form and alpha/beta risks). The population to be sampled must be homogeneous.

Examples of homogeneity considerations include:

Lots that have been split or otherwise altered for rework are not considered homogeneous, unless otherwise demonstrated, and therefore require independent sampling of the non-homogeneous (reworked) population. If different pieces of processing equipment are used at the same process step (mask level), for the same purpose (eg: use of multiple wafer steppers on the same wafer lot), these tools must demonstrate the killer and critical defect characteristics are statistically comparable, for a given wafer lot to be considered a homogeneous population.

50.2.3 Inspections and tests must consider, but are not limited to worst case locations (as identified in Section 40). Examples Include: 1) At an LPCVD operation, the defect characterization might determine particles to be consistently higher on wafers at, or near, the door end of the tube, sampling at LPCVD must comprehend inspection at this location. While characterizing metal bridging, one location on the die might appear consistently more prone to bridging than other die locations, sampling criteria should include inspections at this location.

50.2.4 Inspection and test procedures must make use of "look backs". A look back inspection examines the current process step and one or more preceding process steps. This procedure allows for inspection/test of telescoping effects (magnifies or enhances the defect) and/or defects decorated by subsequent processing. This technique allows for additional opportunities to inspect/test for killer and critical defects in preceding layers.

Examples Include: 1) While inspecting field oxidation it is possible to look back at pattern definitions in previous levels. 2) A defect is known to be more obvious after a subsequent LTO deposition (the defect size telescopes), therefore an inspection at LTO could effectively look back at the previous operation which generate a defect.

50.2.5 Inspection and test procedures must define action limits and the appropriate data to be recorded. Data recording shall recognize the need for wafer, lot, or product disposition and corrective action (eg: data may need to be classified by machine number, tool, wafer lot, operator, etc.). These types of data and action limits are derived from the defect characterization (as identified in section 40) and shall take into account relevant attributes of defects (ie: size, color, mass, composition, density). Action limits shall comprehend safety margins (as specified in section 40).

50.2.6 As a result of defect characterization (see section 40), non-critical defects shall be monitored, unless the non-critical defect has been proven not to have any influence on the finished product, regardless of incidence or defect density. This is required to address situations when:

- a. Non-critical defects may mask detection of killer and critical defects (eg: a change in color obscures visual observation of a killer or critical defect).
- b. A non-critical defect becomes critical as a result of increased defect density (eg: due to an increase of non-critical defects, a chain is formed, creating a critical defect).
- c. An inconsistency between the incidence of non-critical and critical defects, signaling a change in the process that must be explained.

APPENDIX A

50.3 Any in-line or end-of-line screens shall be defined, implemented and documented when used in lieu of, or to supplement inspections/tests for killer and critical defects. The population to be screened must also be defined and documented (eg: wafers, die, portions of wafers, wafer lots, etc.). These procedures shall only include those screens proven to be effective, per requirements in section 40. Records of screening results must be maintained (accept/ reject data).

50.4 The Analytical tools and product, process reliability and equipment monitors must have sufficient capability to measure defect attributes as defined in section 40. This includes changes in critical defect density (eg: if defect characterization indicates a 0.1 μm particle is a critical defect at a given mask level, the inspection procedure must be capable of detecting and quantifying the incidence of particles this size and larger). See attachment #3: Analytical tools.

60. EXCURSION CONTAINMENT FOR MATERIAL EXCEEDING ACTION LIMITS:

60.1 The manufacturer shall confirm that the action limit has been exceeded. This may be accomplished by: record review, reinspection, increased sampling, higher magnification visual, etc.

60.2 If the condition is confirmed, the manufacturer shall identify and act upon affected material (ie: single wafer, multiple wafers, whole lot, batches of lots, whole line).

60.3 The manufacturer shall perform analysis on affected material and establish a disposition strategy (ie: root cause analysis, scrap, screen, rework, etc.).

60.4 The manufacturer shall implement appropriate short term/long term corrective action (ie: screens, process change, equipment change, design rule change, etc.)

70. YIELD ANALYSIS:

70.1 The manufacturer shall establish a yield analysis system as a monitor point to confirm effectiveness of inspections and tests. Particular attention should be given to those lots that exhibit abnormal variation from expected yields, as defined by the manufacturer.

70.2 Yield analysis should include root cause analysis to determine and drive process improvements.

70.3 The manufacturer shall coordinate the yield analysis system with a formal material review board (MRB), or other approved disposition authority, to drive corrective action for "excursion" material (killer or critical defect escapes).

80. SYSTEM FOR UNEXPECTED FAILURE:

80.1 The manufacturer shall establish a system to analyze field returns. Determine root cause of failure and drive action for: identification, containment, disposition, notification and corrective action.

80.2 The manufacturer shall implement a system to capture and contain killer or critical defect escapes originating in wafer fabrication but found elsewhere in the factory (ie: sort, assembly, test, etc.) and implement corrective action.

80.3 The manufacturer shall review unexpected failures through a formal material review board (MRB), or other approved disposition authority, that brings together the expertise to identify and contain the discrepant product (killer or critical defects), to notify internal and external customers, as needed and to implement corrective action. The circumstances for convening an MRB must be defined.

APPENDIX A

90. DOCUMENTATION AND DATA REQUIREMENTS:

90.1 The results of defect characterization, assessment of effectiveness of screening methods, sampling and inspection methodologies, procedures and systems for controlling changes shall be made available to the qualifying activity, upon request.

90.2 Inspection and screening procedures must be placed under formal document and change control. Data records must be maintained and made available to the qualifying activity, upon request. Data retention must be maintained in accordance with the procurement specifications.

90.3 Excursion containment procedures must be documented and placed under document control. When appropriate, records of root cause analysis, containment, disposition and corrective action (via an MRB or other approved disposition authority) must be maintained and made available to the qualifying activity, upon request. Varying degrees of formality are essential to any manufacturer's line; therefore, disposition authority may range from the responsible individual to a formal MRB and documentation may range from initialing a lot traveler to a formal MRB report. The manufacturer shall have prescribed guidelines for the various methods allowable for disposition action and documentation (eg: if product deviation is within certain spec or action limits, the line engineer may have disposition authority; if these limits are exceeded, some higher disposition authority may be required). Records must be retained in accordance with the procurement specifications.

100. DEFINITIONS:

(Note: The definitions herein are applicable to this procedure only)

Action limits - Numerical limits for defect densities, counts, or other metrics used to trigger a response. This response may involve: investigation, root cause analysis, disposition and corrective action.

Alignment - Also known as "overlay" or "registration". The proper placement of one photolithography layer atop a preceding layer.

Blown contact - A phenomena most often associated with the wet etching of contacts. The etch proceeds laterally at a rate much greater than is expected or desirable. Typically, the lateral etching is non-uniform with respect to the desired contact profile.

Cornerholes - A process phenomena associated with narrow gaps between lines of topography. In particular, where those lines form an angle of approximately 90 degrees (form a "corner"). A cornerhole is formed when photoresist cannot cover the severe topography generated by structures like these, allowing a subsequent etch to remove film in the gap between the lines.

Critical Defects - Defects known or suspected to cause premature failure but only under certain conditions that have a small probability of occurrence or any defect that cannot be proven as non-critical.

Defect escapes - Lots, wafers or die which contain defects that unintentionally get through a manufacturer's inspection and test system.

DI (DI water) - De-ionized water. Used for wafer cleaning.

Discrepant material - any material determined to be unsuitable for its destined form, fit or function, as specified by the MRB or other disposition authority.

Elements of the process - Any fundamental piece (building block) of the wafer fab process or process step (eg: thermal ramp rates, etch rates, recipe' steps, incoming raw materials, etc.). This includes quantifiable/ measurable chemical and physical phenomena of the wafer fab process.

End-of-line - The steps after wafer fabrication and initial testing (electrical test, wafer sort). This includes most of what is commonly referred to as "assembly/test".

APPENDIX A

Excursion containment - Efforts undertaken to find, limit and segregate discrepant material.

Homogeneous - The state in which every wafer in a lot has received the exact same processing, including: correlated equipment (as specified in appendix A of MIL-PRF-38535), same recipes, same operations and same materials. This does not include metrology or inspection steps.

ILD - Inter-layer dielectric. Typically refers to the layer separating different conductor material layers but is occasionally used to describe the layer between first metal and the underlying layers.

In-line - The process steps that comprise wafer fabrication from initial starting material through and including initial test (electrical test and sort).

Inspection - Any procedure designed to detect or measure defects. Depending on the equipment or procedure, the quantity or types of defects may or may not be measurable; depending on the inspection, defects may or may not be removed. These procedures may utilize visual detection (human or automated), laser surface scatter, in-situ particle detectors, etc.

Interconnects - Any structures on the wafer surface used for electrical connection from one device (or portion of a device) to another. These structures are typically made of polysilicon or metal.

Killer defect - A defect that has a high probability of causing failure, under any condition, at some given point in a products intended life.

Letter of suitability - A formal written document from the qualifying activity stating the manufacturer has sufficient capability and competency to implement/execute the subject procedure.

Look-back inspection - An inspection that is capable of detecting defects not only at the current process layer but also at some number of preceding process layers. Ideally, this inspection allows for differentiation between defects at the current process layer and those of preceding ones.

LPCVD - Low-pressure chemical vapor deposition.

LTG - Low-temperature oxidation or low-temperature oxide.

LYA - Low-yield analysis. A method for determining the reason for yield loss by analyzing low-yielding material.

Mask level - A structure (electrical, physical and/or chemical) on, in, above or below a wafer substrate, achieved or modified by various sequential physical or chemical processes, such as: oxidation, diffusion, etch, film deposition, implant, etc.

Material review board (MRB) - A group of individuals who have sufficient expertise and are duly authorized by the facility to disposition discrepant or non-conforming material.

Monitor - Inspections or tests performed on a sampled population.

Non-critical defect - A defect that has been demonstrated not to cause premature failure, regardless of defect density, defect placement on the die or defect size.

PM - Preventive maintenance procedure.

Poly - Polycrystalline silicon.

Process baseline - An approved set of instructions, conditions and procedures for wafer fabrication.

Product - Material resulting from the output of a wafer fab process that is ultimately destined for delivery to a customer.

APPENDIX A

Screens - 100% of a population (dice or wafers) is inspected or tested and all material containing targeted defects are rejected.

Sub-process - Any number of related process steps leading to an outcome on the wafer. Examples would include poly interconnect formation (comprised of poly deposition, poly layer lithography, poly etch and resist strip) and contact formation (dielectric deposition, contact layer lithography, contact etch and resist strip).

Telescoping defects - Defects which increase in visibility, due to an apparent increase in size, as wafers are processed through subsequent operations. The increase is a function of the defect being decorated by etches or films, the defect acting as a nucleation site for subsequent depositions or by the defect creating non-uniform regions in a film or oxide.

Test - 1) Evaluate (ie: stress and measure) reliability, quality and performance; 2) ensure the defects present do not affect reliability, quality or performance.

Unexpected failures - Failures that are not detected, or cannot be predicted, using the manufacturer's standard in-line inspection and containment plans.

Wafer process - The materials, equipment, operations and environment necessary to manufacture a product or family of products. This includes all potential sources of defect generation.

Yield analysis - The analysis of die yields to determine failure modes and defect mechanisms. This can entail analyzing low yielding material, average yielding material or high yielding material or combinations of these items. This type of analysis can be used to validate in-line monitors.

APPENDIX A

ATTACHMENT 1

EXAMPLE 1 - QUALITY SCENARIO:

A defect characterization has been performed on an LPCVD operation. The primary defect mechanism was found to be particles. These particles were quantified using a laser surface-scanning tool. The results show that the particles fell into three size distributions: 1) <0.3 microns randomly distributed from wafer to wafer and within a wafer, 2) about 1.0 microns with a higher density near the pump end of the deposition tube, and 3) greater than 6.0 microns that appeared heavily on some wafers but did not appear at all on others. The defects in the 1.0 micron or less categories were found to be relatively small, dark particles when viewed with an optical microscope. The larger particles (>6 microns) appeared as large, black particles that appeared to be on the wafer surface. A compositional analysis of particles from the three distributions showed that the first two types (<0.3 microns and about 1.0 microns) were composed of Si and O, essentially the same composition as the deposited film. The large particles were composed of primarily Fe and Ni.

Wafers containing defects from the smaller size distributions were processed through the subsequent patterning operations. The 1.0 micron particles were observed to have an affect on the subsequent pattern when they occurred adjacent to the patterned lines. The <0.3 micron particles had no observable effect. Both defects were characterized using optical microscopes and an automated pattern inspection system. After resist strip, the 1.0 micron particles were gone, with only their effects on the patterning operation being visible. The <0.3 micron defects were still observable after resist strip. After a subsequent LTO deposition, the <0.3 micron particles appeared to "telescope" in size to about 1 micron due to the conformal nature of the LTO film. The "telescoped" particles had a noticeable effect on the next patterning operation. Observation of both particle types using an SEM (scanning electron microscope) showed that the 1.0 micron particles appeared to be incorporated into the film, whereas the <0.3 micron particles appeared to be under the film. This was consistent with the defect behavior observed during subsequent processing.

The signal from the large particles suggested contamination from a stainless steel source. Observation of the defect with an SEM showed that the defects were on top of the deposited film. The defects were found to be coming from the unload arm of the LPCVD system. The unload arm was occasionally striking another piece of the load/unload assembly, generating metal particles each time it did this.

The characterization of particle defects from this LPCVD operation resulted in the following monitoring plan: 1) The alignment of the unload arm was found to be most affected by the preventive maintenance procedure performed on the load/unload assembly once each week. As a result, a bare silicon particle monitor is run after each PM, before any product wafers can be run on the system. The monitor is set to look for 6 micron and larger particles with the expectation that no such particles should be present if the unloader is working properly. 2) The source of the 1.0 micron particles is unknown. What is known is that these defects are always worse near the pump-end of the tube. As a result, the monitor for this particle source is run at the pump end of the tube, with a door end monitor run simultaneously as a "control". Different action limits exist for each monitor. 3) The small particles were found to be very difficult to monitor at the LPCVD operation since they fell into the "noise" caused by limitations in the particle detection equipment. However, they are easily monitored in a "look-back" fashion after the subsequent patterning operation using the automated pattern inspection system. As a result, this defect is monitored at the post-patterning inspection step with action limits initiating feedback to the LPCVD operation.

APPENDIX A

ATTACHMENT 1

EXAMPLE 2 - RELIABILITY SCENARIO:

Characterization of particles at a gate oxide preclean operation showed that the particles contributed by the operation tend to be small (0.2 microns) and vary in concentration from 0.02 d/cm² to 0.8 d/cm² depending on how heavily the station is utilized. Defect density increased as the number of wafers processed through the station increased.

Wafers from this operation were selected such that some of them had low defect densities (approximately 0.3 d/cm²) and the remainder had high defect densities (approximately 0.8 d/cm²). These wafers were processed through the line and the die from these wafers subjected to high voltage stress testing. The results of the tests were that the low and moderate defect density groups showed levels of gate leakage consistent with the historical process baseline. The high defect density die show gate leakage that was 3 times that of the historical baseline and resulted in barely acceptable failure rates.

As a result of this characterization, a particle monitor was implemented at gate oxide preclean with an upper limit of 0.6 d/cm² to allow some safety margin from the gate leakage problems seen at 0.8 d/cm². However, due to resource limitations, this monitor can only be run once every shift (approximately every 12 hours). It is likely that the movement of material in the line will lead to the station occasionally exceeding its control limits between monitors. A second preclean station is scheduled to be installed in about three months. This station will provide enough capacity to prevent wafer-volume related out-of-control particle conditions at the gate preclean operation. In order to ensure that no material with bad gate oxide is shipped during the interim period (before the new station comes on-line), a manufacturer imposed screen (high-voltage stress test) is used on all material processed between a failing monitor and the last known good monitor at this operation.

In order to show that the screen is effective, particle monitors are processed through the station with every lot of wafers. This test is done for a period of time sufficient to yield multiple lots at various defect densities. Die from each of these lots are processed through the high-voltage screen. The results show that the screen is 100 percent effective at detecting the lots with defect densities greater than 0.6 d/cm². The results show a solid correlation between gate oxide preclean defect densities and gate oxide leakage levels. The screen is then used to augment station particle level data and remains in place until the second station is installed and qualified.

APPENDIX A

ATTACHMENT 2

EXAMPLE OF DEFECT DETECTION FOR KEY PROCESS STEPS:

<u>PROCESS STEP MONITOR</u>	<u>PRODUCT MONITOR</u>	<u>EQUIPMENT MONITOR</u>	<u>RELIABILITY</u>
Wafer start	Incoming Si QA	NA	NA
EPI	Laser surface particle scan.	Gas flow/pressure, chamber temp	NA
Start Oxide	Oxide thickness, laser surface particle scan.	Tube temp profile, CV, thermocouple cal, gas flows, tube particle checks using laser surface scan.	Oxide integrity test wafers
Patterning/Well Implant	UV light particle insp, optical pattern insp, e-test parametrics.	Exposure dose, reticle/pellicle inspection, stepper stage checks implant dose processor and voltage calibration, DI water resistivity. Particle checks of stepper, implanter, coat/develop tracks using laser surface particle scan.	LYA
Active Region Patterning/Gate Oxide (no 2010 equiv.)	Alignment check, optical inspection, automated pattern inspection, UV light and laser surface particle inspections, in-line SEM CD measurement, e-test parametrics.	Exposure dose, reticle/pellicle inspections, stepper stage checks, tube temp profile, CV thermocouple cal, gas flows, DI water resistivity. Particle checks of stepper, diffusion tube, coat/develop tracks using laser surface particle scan.	Oxide integrity test wafers, comb/serpentine test structures, LYA.
Poly Dep/Patterning	Alignment check, optical and automated pattern inspection, laser surface particle inspections, in-line SEM CD measurement, e-test parametrics.	Dep tube pump/vent speed, MFC calibration, gas flows, pressures, temperature. Expose dose, reticle/pellicle checks, stepper stage checks. DI water resistivity. Particle checks on poly tube, stepper and coat/develop tracks using laser surface particle scan.	Comb/serpentine test structures, buried contact check, LYA.

APPENDIX A

ATTACHMENT 2

<u>PROCESS STEP MONITOR</u>	<u>PRODUCT MONITOR</u>	<u>EQUIPMENT MONITOR</u>	<u>RELIABILITY</u>
Patterning/ S/D Implant	Alignment check, optical pattern inspection, UV light or laser surface particle inspections. E-test parametrics.	Exposure dose, reticle/ pellicle inspection, stepper stage checks. implant dose processor and voltage calibration, DI water resistivity. Particle checks of stepper, implanter, coat/develop tracks using laser surface particle scan.	LYA.
ILD 1/Patterning	Alignment check, automated pattern inspection, UV light and laser surface particle inspection, e-test parametrics. In-line SEM CD measure.	Exposure dose, reticle/ pellicle inspection, stepper stage checks. ILD deposition system temp/pressure. MFC calibration, gas flows. DI water resistivity. Particle checks on stepper, coat/develop tracks and ILD deposition system.	Refractive index. % phosphorus. Film integrity tests (break-down, etc.). LYA.
Metal 1/Patterning	Alignment check, automated pattern inspection, laser surface particle inspection, metal resistivity/specularity, In-line SEM CD measurement and electrical CD measure, e-test parametrics.	Expose dose, reticle/ pellicle inspection, stepper stage checks. Metal dep thickness, RGA of dep system, gas flows, pressures, pump/vent rate checks, metal resistivity/ specularity. Particle checks on metal dep system, stepper and coat/develop tracks using laser surface scan.	Contact chains, Metal-to-poly contact, Metal-to-diff contacts, electromigration monitors, metal CDs (at end of line), step coverage. LYA.
ILD 2/Patterning.	Similar to ILD1.	Similar to ILD1.	Similar to ILD1.
Metal 2/Patterning	Similar to Metal 1	Similar to Metal 1	Similar to Metal 1 with addition of Via chains, Metal 2-to-Metal 1 contact.
Glassivation/ Bond pads	Coarse alignment check, optical inspection of bond pads to ensure clearing and of passivation for cornerholes.	Glassivation thickness, phos content, temp, pressure and flows. Exposure dose, stepper stage parameters. Particle checks on all equip.	Acid bath for glass integrity. Acoustic microscopy.
Backside prep/ Chrome/Gold Dep/ E-test/Sort	Post-tape visual, post-grind visual, post-detape visual (all optical). Warpage check, thickness check. Chrome/gold thickness checks, visual for backside appearance post-dep. Post-sort visual (optical).	Grind rate check, grind pressure check. Evaporator pressure/leak rate checks, RGA, power and gas flows. Warpage and thickness checks on test wafers.	Warpage and thickness checks. Die cracking and adhesion monitors at assembly.

APPENDIX A

ATTACHMENT 3

ANALYTICAL TOOLS/MONITORS AND SCREENS

Analytical tools may include, but are not limited to the following:

- a. Oblique light, very low magnification
- b. Optical microscope
- c. Laser scattering (or equivalent)
- d. Automated pattern inspection
- e. Alignment measurement tool (automated, high-resolution)
- f. Non-destructive S.E.M.
- g. Wafer mapping

Broad Use of Tools for Inspections (tools may include but are not limited to):

Oblique Light, visual inspection: A quick and gross visual inspection at very low mag (1X to 20X) using a light source projected onto the wafer and tilting the wafer to detect large particles. This is an inspection step used in-line at various key process steps.

Optical microscope: Looks for defects that are detectable optically (eg: metal stringers, large particles, visible foreign material, visible resist imperfections such as drips, visible voids and cracks, visible misalignment, etc.). This tool is used at different magnifications, at beginning and/or end of key process steps (200X optical sampling in-line for a selected key process step and 800X optical check at the end of a key process step and before proceeding to the next key process step).

Laser scanning (or equivalent): Used to detect any anomalous surface defects (eg: very fine particles that may not be detected by optical microscopy). May be used in numerous process steps and is particularly important early in the process to control telescoping defects.

Automated Pattern recognition: Used to verify integrity of two dimensional geometries (detects anomalies such as: voids and cracks in the metal, metal bridging, diffusion and poly faults or any other abnormalities in an expected pattern).

Automated high resolution alignment measurement tool: Used for inter-level registration at very fine tolerances (on the order of 0.1 μm). This tool is used to align very fine critical geometries undetectable by conventional high power optical registration tools.

Non-destructive S.E.M.: In-line product monitor used for very high power visual examination of critical process steps (critical dimension, step coverage, metal thinning, etc.).

Wafer mapping: An analytical technique using data from various inspection tools (eg: automated pattern recognition tools, laser scanning tools, e-test results) for defect characterization and partitioning.

Product, Process and Reliability Monitors/Screens

These monitors/screens incorporate inspections/tests which may include but are not limited to):

In-line electrical test (E-test): This monitor is used to measure electrical characteristics of transistor elements (sheet resistance, doping levels and other transistor parametrics), contact chains, metallization structures (line width, thickness, resistance) and via structures. Parametric failures detectable by e-test may be indicative of an unacceptable incidence of killer or critical defects.

Test structures: Special structures used to detect killer or critical defects (eg: serpentine structures used to detect metal continuity such as voids, comb structures for bridge detection and to verify field oxide isolation integrity, electromigration structures to verify metal integrity and step coverage and inter-layer dielectric structures to verify e-field integrity).

Periodic reliability studies: Intended to verify design life margins of the technology.

Yield Analysis: Used to validate effectiveness of in-line monitors by a closed loop feedback system that detects the effects of killer or critical defect escapes not caught in-line. Actions may include: scrapping lot, root cause analysis and correction, lot screening, etc. (see section 70).

Other monitors: Used to measure key process elements. Examples may include but are not limited to:

- a. Metal reflectivity and resistivity (to check metal irregularities such as: hillocks formations, step thinning, changes in granularity, voiding, etc.).
- b. Ionic contamination.
- c. Refractive index for interlayer dielectric thickness measurements.
- d. Post wafer probe visual inspection. A monitor performed on randomly selected post probe wafer(s) beginning with visual high power inspection and may be followed by subsequent detailed analysis (S.E.M., EDX, layer strip-back, etc.). This is used to confirm the effectiveness of in-line monitors.
- e. Acid bath (used for quick detection/ decoration of glassivation defects, cracks and holes) or acoustic microscopy (to measure glassivation integrity).

Equipment Monitors (equipment monitors may include but are not limited to):

Particle checks: Performed on process equipment such as: etch, metal deposition, implant, diffusion, dielectric deposition, photoresist material and application. Particles of sufficient size and density may lead to killer or critical defects (metal bites, dielectric holes, poly/ diffusion geometry changes, etc.).

Residual Gas Analysis: Used to monitor gas integrity of key process equipment (eg: metal deposition equipment to control corrosion).

Photolithography exposure equipment: Used to verify critical parameters and controls for photolithography operation (pre-alignment checks, stage accuracy, machine alignment accuracy using reference patterns, lens distortion check, alignment accuracy, wafer chuck flatness measurement, lens focus check, reticle rotation, etc.)

This page intentionally left blank

METHOD 5005.17

QUALIFICATION AND QUALITY CONFORMANCE PROCEDURES

1. PURPOSE. This method establishes qualification and quality conformance inspection procedures for microelectronics to assure that the device and lot quality conforms with the requirements of the applicable acquisition document. The full requirements of groups A, B, C, D, and E tests and inspections are intended for use in initial device qualification, requalification in the event of product or process change, and periodic testing for retention of qualification. Groups A and B tests and inspections are required for quality conformance inspection on individual inspection lots as a condition for acceptance for delivery. Groups C and D tests are required for quality conformance inspection on a periodic basis as a condition for acceptance for delivery. Group E tests are qualification and quality conformance procedures to be utilized only for radiation hardness assurance levels as specified in Table V. In general, it is intended that the device class level to which qualification or quality conformance inspection is conducted would be the same device class level to which screening procedures (in accordance with method 5004) are conducted. However, it is permissible for qualification or quality conformance procedures to be specified at a higher quality level (in no case shall a lower level be permitted) to reduce the potential percent-defective. It is also permissible to specify tightened inspection criteria for individual subgroups where experience indicates justifiable concern for specific quality problems.

NOTE: Reference to method 5005 on a stand-alone basis (not indicating compliance or noncompliance to 883) requires full compliance to 1.2.1 of this standard (see 1.2.2 of this standard).

2. APPARATUS. Suitable electrical measurement equipment necessary to determine compliance with the requirements of the applicable acquisition document and other apparatus as required in the referenced test methods.

3. PROCEDURE. The procedure contained in 3.1, 3.2, or 3.3, as applicable to the microcircuit type and class, shall apply for all qualifications and quality conformance inspection requirements. Subgroups within a group of tests may be performed in any sequence but individual tests within a subgroup (except group B, subgroup 2) shall be performed in the sequence indicated for groups B, C, D, and E tests. Where end-point electrical measurements are required for subgroups in groups B, C, D, and E testing, they shall be as specified in the applicable device specification or drawing. Where end-point measurements are required but no parameters have been identified in the acquisition document for that purpose, the final electrical parameters specified for 100 percent screening shall be used as end-point measurements. Microcircuits which are contained in packages which have an inner seal or cavity perimeter of 2 inches or more in total length or have a package mass of 5 grams or more may be treated in accordance with the optional provisions below, where applicable.

Constant acceleration. Delete test condition E and replace with test condition as specified in the applicable device specification or drawing. Unless otherwise specified, the stress level for large monolithic microcircuit packages shall not be reduced below test condition D. If the stress level specified is below condition D, the manufacturer must have data to justify this reduction and this data must be maintained and available for review by the preparing or acquiring activity. The minimum stress level allowed is condition A.

Qualification and quality conformance inspection requirements for radiation hardness assured devices are in addition to the normal classes level S and level B requirements. Those requirements for each of the specified radiation levels (M, D, P, L, R, F, G and H) are detailed in Table V.

Qualified manufacturers list (QML) manufacturers' who are certified and qualified to MIL-PRF-38535 or who have been granted transitional certification to MIL-PRF-38535 may modify the class level B tables (Tables I, II Class B, III, and IV) as specified in the applicable device specification or Standard Microcircuit Drawing and as permitted in 1.2 of MIL-STD-883 provided the modification is contained in the manufacturer's Quality Management (QM) plan and the "Q" or "QML" certification mark is marked on the devices. For contractor prepared drawings with specific references to individual test methods of MIL-STD-883 (e.g., method 1010, method 2002, etc.); these test methods may not be modified by a QML manufacturer without the knowledge and approval of the acquiring activity.

3.1 Qualification procedure for class level S microcircuits.

3.1.1 Qualification for class level S QML-38535 listing. Qualification testing for class level S microcircuits shall be in accordance with appendix A of MIL-PRF-38535.

3.1.2 Steady-state life test. In the case of multiple sublots contained in the class level S inspection lot, the sample size number shall be selected from the sublots in the nearest whole number of devices proportionately to the number of devices in each subplot. Where this results in less than 10 samples from any subplot, additional samples shall be selected from that subplot(s) to provide a minimum of 10 samples from each subplot. Any subplot which exhibits more than one failure shall be rejected from the inspection lot.

3.2 Quality conformance inspection procedures for class level S microcircuits. Each class level S quality conformance inspection lot shall be assembled in accordance with the class level S requirements of appendix A of MIL-PRF-38535. Quality conformance testing shall be in accordance with Tables I, II Class S, and IV.

3.2.1 Notification of nonconformance. Whenever any of the following occurs, the qualifying activity shall be immediately notified:

- a. The number of failures in a single subgroup of Table II exceeds the acceptance number on two successive lots (applicable to Class S only) subgroups 2b, 2c, 2d, 5, and 6).
- b. The number of failures for the resubmitted sample in accordance with A.4.3.3.1 of appendix A of MIL-PRF-38535 exceeds the acceptance number on two successive lots on the following Table II subgroups: (applicable to Class Q only) 1, 2a, 2b, 2d, and 4.
- c. For a given device type withdrawal from quality conformance testing for any reason on two successive lots.
- d. Following initial notification, the manufacturer shall provide the qualifying agency or its designated representative with data which indicates the reason(s) for the reported nonconformance, contributing factors, and proposed corrective action.
- e. Two successive lots failing group E testing, or 10 percent or more of the lots requiring the add-on sampling procedure.

In the absence of timely compliance with the above, or corrective action acceptable to the qualifying activity, action may be taken to remove the product from the class level S QML-38535.

3.3 Qualification and quality conformance inspection procedures for class level B microcircuits. Qualification or quality conformance inspection for microcircuits shall be conducted as described in the groups A, B, C, D, and E tests of Tables I, II, III, IV, and V herein and as specified in the applicable device specification. For quality conformance inspection, each inspection lot (subplot) shall pass groups A, B and (when applicable) E test (or be accepted in accordance with 3.5 herein), and the periodic group C and D tests shall be in accordance with appendix A of MIL-PRF-38535.

3.4 Acceptance procedure. Acceptance numbers, provisions for resubmission, and criteria for acceptance or rejection of lots shall be as specified herein and in the applicable device specification or drawing.

3.5 Sample selection. Samples shall be randomly selected from the assembled inspection lot in accordance with appendix A of MIL-PRF-38535 (and in accordance with Table V herein for group E) after the specified screen requirements of method 5004 have been satisfactorily completed. Where use of electrical rejects is permitted, unless otherwise specified, they need not have been subjected to the temperature/ time exposure of burn-in.

3.5.1 Alternate group A testing. Alternate procedures for performing group A inspection on each inspection lot or subplot may be used at the manufacturer's option provided that the qualifying activity has previously approved the alternate procedure and flow being used by the manufacturer. A different operator shall check the entire test setup and verify the use of the correct test program prior to testing the group A sample.

3.5.1.1 Inspection lot sample selection. When this option is used, test samples for each individual group A subgroup shall be randomly selected from the inspection lot after 100 percent screening of that subgroup (or subgroups, in the event that multiple subgroups are tested at the same temperature in sequence with the same test program). All devices in the inspection lot or subplot shall be available for selection as a test sample and a fully random sample shall be selected from the total population of devices.

3.5.1.2 Concurrent sample selection. When this option is used, test samples from each individual group A subgroup(s) shall be randomly selected concurrent with the 100 percent screening of that subgroup(s) and tested subsequent to screening each individual device of that subgroup(s). When this option is used, the following requirements apply:

- a. A documented verification methodology and operating procedure shall be set up to assure the integrity of the total test system, that the product is being tested with correct test conditions and that all required screening and group A testing is being performed.
- b. The group A samples shall be sorted out separately from the balance of the lot and the sample size verified. If because of higher than expected yield loss, the number of samples tested are less than the required sample size, (116 units), then additional samples shall be randomly selected and tested.
- c. Each group A reject shall be sorted out separately.
- d. All screening rejects shall be segregated from the acceptable product and the physical count verified against the test system attribute data.
- e. When sorting (e.g., speed or power) is completed during the final electrical screening, each individual device type screened shall have a full group A sample selected and tested.
- f. For small lots, where the lot size is less than the required sample size (116 units) each device in the lot shall be double tested (i.e., 100 percent screening and 100 percent group A).

TABLE I. Group A (electrical tests). 1/

Subgroups	Tests	MIL-STD-883 test method and conditions Minimum sample size quantity (accept no.) <u>2/</u> <u>3/</u> <u>4/</u> <u>5/</u>		
		Class Q (class level B)	Class V <u>6/</u> (class level S)	Class Y <u>6/</u> (class level S)
1	Static tests at +25°C	116(0) or 100 percent/ 0 sample	116(0) or 100 percent/ 0 sample	116(0) or 100 percent/ 0 sample
2	Static tests at maximum rated operating temperature			
3	Static tests at minimum rated operating temperature			
4	Dynamic tests at +25°C	116(0) or 100 percent/ 0 sample	116(0) or 100 percent/ 0 sample	116(0) or 100 percent/ 0 sample
5	Dynamic tests at maximum rated operating temperature			
6	Dynamic tests at minimum rated operating temperature			
7	Functional tests at +25°C	116(0) or 100 percent/ 0 sample	116(0) or 100 percent/ 0 sample	116(0) or 100 percent/ 0 sample
8A	Functional tests at maximum rated operating temperature			
8B	Functional tests at minimum rated operating temperature			
9	Switching tests at +25°C	116(0) or 100 percent/ 0 sample	116(0) or 100 percent/ 0 sample	116(0) or 100 percent/ 0 sample
10	Switching tests at maximum rated operating temperature			
11	Switching tests at minimum rated operating temperature			

- 1/ The specific parameters to be included for tests in each subgroup shall be as specified in the applicable acquisition document. Where no parameters have been identified in a particular subgroup or test within a subgroup, no group A testing is required for that subgroup or test to satisfy group A requirements.
- 2/ At the manufacturer's option, the applicable tests required for group A testing (see 1/ herein) may be conducted individually or combined into sets of tests, subgroups (as defined in Table I), or sets of subgroups. However, the manufacturer shall pre-designate these groupings prior to group A testing. Unless otherwise specified, the individual tests, subgroups, or sets of tests/subgroups may be performed in any sequence.
- 3/ The sample plan (quantity and accept number) for each test, subgroup, or set of tests/subgroups as pre-designated in 2/ herein, shall be 116/0.
- 4/ A greater sample size may be used at the manufacturer's option; however, the accept number shall remain at zero. When the (sub)lot size is less than the required sample size, each and every device in the (sub)lot shall be inspected and all failed devices removed from the (sub)lot for final acceptance of that test, subgroup, or set of tests/subgroups, as applicable. For those lots having a quantity of less than 116 devices, the test shall be imposed on a 100 percent basis with zero failure.
- 5/ If any device in the sample fails any parameter in the test, subgroup, or set of tests/subgroups being sampled, each and every additional device in the (sub)lot represented by the sample shall be tested on the same test set-up for all parameters in that test, subgroup, or set of tests/subgroups for which the sample was selected, and all failed devices shall be removed from the (sub)lot for final acceptance of that test, subgroup, or set of tests/subgroups, as applicable. For device class V or class Y (class level S), if the testing results in a percent defective allowable (PDA) greater than 5 percent, the (sub)lot shall be rejected, except that for (sub)lots previously unscreened to the tests that caused failure of this percent defective, the (sub)lot may be accepted by resubmission and passing the failed individual tests, subgroups, or set of tests/subgroups, as applicable, using a 116/0 sample.
- 6/ For class V and class Y, group A electrical tests additional requirements see paragraph B.4.3 appendix B of MIL-PRF-38535.

MIL-STD-883J
w/CHANGE 5

TABLE II. Group B tests (Mechanical and environmental test).

Subgroups <u>1/</u>	Group B tests for QML microcircuits (MIL-PRF-38535)			Group B tests for class level B and S microcircuits (TM 5005 of MIL-STD-883)	
	Class Q	Class V	Class Y	Class level B	Class level S
Subgroup 1	Resistance to solvents <u>2/</u> TM 2015 3(0)	Resistance to solvents <u>2/</u> TM 2015 3(0)	Resistance to solvents <u>2/</u> TM 2015 3(0)		a. Physical dimensions <u>3/</u> TM 2016 2(0) b. Internal water vapor content TM 1018 3(0) <u>3/ 4/ 5/</u> (5,000 ppm maximum water content at 100°C.)
Subgroup 2 <u>6/</u>	a. Bond strength <u>7/</u> TM 2011 22(0) (1) Thermo compression - Test condition C or D (2) Ultrasonic - Test condition C or D (3) Beam lead – Test condition H b. Die shear test or substrate attach strength or stud pull test including passive elements TM 2019 or TM 2027 3(0) c. Flip chip pull off test TM 2031 or TM 2011 2(0) d. Flip chip die shear strength test or substrate attach strength test (test perform post underfill cure) TM 2019 or TM 2027 3(0)	a. Bond strength <u>7/</u> TM 2011 22(0) (1) Thermo compression - Test condition C or D (2) Ultrasonic - Test condition C or D (3) Beam lead – Test condition H b. Die shear test or substrate attach strength or stud pull test including passive elements TM 2019 or TM 2027 3(0) c. Flip chip pull off test TM 2031 or TM 2011 2(0) d. Flip chip die shear strength test or substrate attach strength test (test perform post underfill cure) TM 2019 or TM 2027 3(0)	a. Bond strength <u>7/</u> TM 2011 22(0) (1) Thermo compression - Test condition C or D (2) Ultrasonic Test condition C or D (3) Beam lead Test condition H b. Die shear test or substrate attach strength or stud pull test including passive elements TM 2019 or TM 2027 3(0) c. Flip chip pull off test TM 2031 or TM 2011 2(0) d. Flip chip die shear strength test or substrate attach strength test (test perform post underfill cure) TM 2019 or TM 2027 3(0)	a. Resistance to solvents <u>2/</u> TM 2015 3(0)	a. Resistance to solvents <u>2/</u> TM 2015 3(0) b. Internal visual and mechanical TM 2013, TM 2014 2(0) c. Bond strength <u>7/</u> TM 2011 22(0) (1) Thermo compression - Test condition C or D (2) Ultrasonic - Test condition C or D (3) Beam lead - Test condition H d. Die shear test or substrate attach strength or stud pull test including passive elements TM 2019 or TM 2027 3(0) e. Flip chip pull off test TM 2031 or TM 2011 2(0) f. Flip chip die shear strength test or substrate attach strength test (test perform post underfill cure) TM 2019 or TM 2027 3(0)

METHOD 5005.17
20 June 2014

TABLE II. Group B tests (Mechanical and environmental test). – Continued.

Subgroups <u>1/</u>	Group B tests for QML microcircuits (MIL-PRF-38535)			Group B tests for class level B and S microcircuits (TM 5005 of MIL-STD-883)	
	Class Q	Class V	Class Y	Class level B	Class level S
Subgroup 3 sample size 22(0) (22 leads from 3 devices) <u>8/</u>	Solderability TM 2003 solder temperature +245°C ±5°C	Solderability TM 2003 solder temperature +245°C ±5°C	Solderability TM 2003 solder temperature +245°C ±5°C	Solderability TM 2003 solder temperature +245°C ±5°C	Solderability TM 2003 solder temperature +245°C ±5°C
Subgroup 4 sample size 45(0) <u>3/</u>		For BGA/CGA packages: (i) Ball shear test for BGA package - JESD22-B117 (45 balls from 2 devices minimum) (ii) Solder column pull test for CGA package – TM 2038 (45 columns from 2 devices minimum)	For BGA/CGA packages: (i) Ball shear test for BGA package - JESD22-B117 (45 balls from 2 devices minimum) (ii) Solder column pull test for CGA package - TM 2038 (45 columns from 2 devices minimum)		a. Lead integrity TM 2004 <u>9/</u> (Test condition B2, lead fatigue) b. Seal test TM 1014 as applicable (1) Fine leak (2) Gross leak c. Lid torque TM 2024 <u>10/</u> as applicable d. For BGA/CGA packages: (i) Ball shear test for BGA package - JESD22-B117 (45 balls from 2 devices minimum) (ii) Solder column pull test for CGA package – TM 2038 (45 columns from 2 devices minimum)

MIL-STD-883J
w/CHANGE 5

TABLE II. Group B tests (Mechanical and environmental test). – Continued.

Subgroups <u>1/</u>	Group B tests for QML microcircuits (MIL-PRF-38535)			Group B tests for class level B and S microcircuits (TM 5005 of MIL-STD-883)	
	Class Q	Class V	Class Y	Class level B	Class level S
Subgroup 5				a. Bond strength TM 2011 15(0) <u>11/</u> (1) Thermo compression - Test condition C or D (2) Ultrasonic - condition C or D (4) Beam lead - condition H b. Die shear test or substrate attach strength or stud pull test including passive elements TM 2019 or TM 2027 3(0) c. Flip chip pull off test TM 2031 or TM 2011 2(0) d. Flip chip die shear strength test or substrate attach strength test (test perform post underfill cure) TM 2019 or TM 2027 3(0)	<u>sample size 45(0)</u> a. End-point electrical parameters <u>12/</u> - As specified in the applicable device specification b. Steady state life test <u>13/</u> TM 1005 Test condition C, D or E c. End-point electrical parameters <u>12/</u> - As specified in the applicable device specification
Subgroup 6 Sample size 15(0) <u>14/</u>					a. Temperature cycling TM 1010, condition C, 100 cycles minimum b. Constant acceleration TM 2001, condition E, Y ₁ orientation only c. Seal test TM 1014 (1) Fine leak (2) Gross leak d. End-point electrical parameters - As specified in the applicable device specification.

Note: The screening and QCI/TCI tables from MIL-PRF-38535 and MIL-STD-883 Test Methods 5004 and 5005 have been combined for consistency. MIL-PRF-38535 shall reflect this change as well. Manufacturers shall document in their QM plan the screening and QCI/TCI requirements to either MIL-PRF-38535 or MIL-STD-883.

METHOD 5005.17
20 June 2014

TABLE II. Group B tests (Mechanical and environmental test). – Continued.

- 1/ Electrical reject devices from the same inspection lot may be used for all subgroups when end-point measurements are not required provided that the rejects are processed identically to the inspection lot through pre burn-in electrical and provided the rejects are exposed to the full temperature/ time exposure of burn-in. Group B test shall be performed on each inspection lot as a condition for lot acceptance for delivery. Group B test shall be performed on each qualified package type and lead finish.
- 2/ Resistance to solvents testing required only on devices using inks or paints as a marking medium. For devices with solder terminations, Resistance to solvents test shall be performed with balls/columns.
- 3/ Not required for qualification or quality conformance inspections where group D inspection is being performed on samples from the same inspection lot. For devices with solder terminations, Physical dimension test shall be performed with balls/columns.
- 4/ This test is required only, if it is a glass-frit-sealed package. Unless handling precautions for beryllia packages are available and followed TM 1018, procedure 3 shall be used (see group D, subgroup 6 of Table V). For class Y non-hermetic microcircuits devices internal water vapor content test is not applicable.
- 5/ Test three devices; if one fail, test two additional devices with no failures. At the manufacturer's option, if the initial test sample (e.g., 3 or 5 devices) fails, a second complete sample may be tested at an alternate laboratory that has been granted current suitability status by the qualifying activity. If this sample passes, the lot shall be accepted provided the devices and data from both submissions is submitted to the qualifying activity along with five additional devices from the same lot. If sample size (accept number) of 5(1) is used to pass the lot, the manufacturer shall evaluate their product to determine the reason for the failure and whether the lot is at risk.
- 6/ For all devices, except flip chip, the die shear test or substrate attach strength or stud pull test including passive elements shall be performed per TM 2019 or TM 2027, as applicable. For flip chip devices, flip chip pull off test shall be performed per TM 2031 or TM 2011. Flip chip die shear test or substrate attach strength test shall be performed after underfill is cured per TM 2019 or TM 2027. If the flip chip device uses passive elements the substrate attach strength or stud pull test shall also be performed per TM 2019 or TM 2027. For solder termination devices, subgroup 2 test may be performed without balls and columns attached.
- 7/ Unless otherwise specified, the sample size number for condition C or D is the number of bond pulls selected from a minimum number of 4 devices, and for condition H is the number of dice (not bonds) (see TM 2011).
- 8/ All devices submitted for solderability test shall be in the lead finish that will be on the shipped product and which has been through the temperature/time exposure of burn-in except for devices which have been hot solder dipped or undergone tin-lead fusing after burn-in. The sample size number applies to the number of leads inspected except in no case shall less than 3 (three) devices be used to provide the number of leads required. For BGA/CGA packages, solderability test shall be verified after solder ball or solder column attachment processes per TM 2003. For CGA packages, solder temperature shall be maintained in accordance with table 1 of TM 2003.
- 9/ The sample size number of 45 for lead integrity shall be based on the number of leads or terminals tested and shall be taken from a minimum of 3 devices. All devices required for the lead integrity test shall pass the seal test and lid torque test, if applicable, (see 10/) in order to meet the requirements of subgroup 4. For pin grid array leads and rigid leads, use TM 2028. For leaded chip carrier packages, use condition B1. For leadless chip carrier packages only, use test condition D and a sample size number of 15 based on the number of pads tested taken from 3 devices minimum. Seal test (subgroup 4b) need to be performed only on packages having leads exiting through a glass seal. For LGA/BGA/CGA packages, TM 2004 does not apply.
- 10/ Lid torque test shall apply only to packages which use a glass-frit-seal to lead frame, lead or package body (e.g., wherever frit seal establishes hermeticity or package integrity). Device packages with lid/heat sink attached on the back side of a flip chip die require a lid shear or lid torque test. Manufacturers shall submit test procedures for lid shear test for approval of QA. Lid torque test shall be performed in accordance with TM 2024.
- 11/ Test samples for bond strength may, at the manufacturer's option, unless otherwise specified, be randomly selected prior to or following internal visual (PRESEAL) inspection specified in Table IA of MIL-PRF-38535 or TM 5004, prior to sealing provided all other specifications requirements are satisfied (e.g., bond strength requirements shall apply to each inspection lot, bond strength samples shall be counted even if the bond would have failed internal visual exam). Unless otherwise specified, the sample size number for condition C or D is the number of bond pulls selected from a minimum number of 4 devices, and for condition F or H is the number of dice (not bonds) (see TM 2011).
- 12/ Read and record group A subgroups 1, 2 and 3.
- 13/ The alternate removal-of-bias provisions of 3.3.1 of TM 1005 shall not apply for test temperature above 125°C.
- 14/ For devices with solder terminations, Temperature cycling and Constant acceleration test may be performed without balls/columns attachment.

TABLE III. Group C life tests.

Subgroup	Tests	MIL-STD-883 test method and conditions Minimum sample size quantity (accept no.)		
		Class Q (class level B) <u>1/</u>	Class V (class level S) <u>1/ 2/</u>	Class Y (class level S) <u>1/ 2/</u>
Subgroup 1	a. Steady-state life test	a. TM 1005 45(0) 1000 hours at 125°C	a. TM 1005 45(0) 1000 hours at 125°C	a. TM 1005 45(0) 1000 hours at 125°C
	b. End-point electrical parameters	b. As specified in the applicable device procurement specification	b. As specified in the applicable device procurement specification	b. As specified in the applicable device procurement specification

1/ Life test may be performed on a quantity (accept) criteria of 22(0) for 2000 hours at 125°C or equivalent per TM 1005 to attain 44,000 device hours. For lots greater than 200, actual devices shall be used. For lots less than or equal to 200, the number of actual devices shall be the greater of 5 devices or 10 percent of the lot, and the SEC shall supplement actual devices to result in a sample of 22 unless acceptable group C data from the same lot of SEC is available for the previous 3 months. The SEC shall have been produced under equivalent conditions as the production lot and as close in time as feasible, but not to exceed a 3-months period.

2/ Group C life tests shall be performed on the initial production lot of actual devices from each wafer lot, in accordance with Table IV herein. Group C life tests are not required to be performed on subsequent production lots when all the following conditions are met:

- (a) Subsequent production lots utilize die from the same wafer lot as the initial production lot.
- (b) Wafers or die remaining from the initial production lot are to be stored in dry nitrogen or equivalent controlled storage, and in covered containers.
- (c) No major changes to the assembly processes have occurred since the group C test was performed on the wafer lot.

Note: For ASICs, a sample size of 5 actual devices may be used with the balance being made up of the SEC.

TABLE IV. Group D tests (Package related test).

Subgroups test	Tests <u>1/</u>	MIL-STD-883 test method and conditions		
		Class Q (class level B)	Class V (class level S)	Class Y (class level S)
Subgroup 1 sample size 15(0) <u>2/</u>	Physical dimensions	TM 2016	TM 2016	TM 2016
Subgroup 2 sample size 45(0) <u>2/ 3/</u>	a. Lead/terminal integrity test b. Seal test <u>4/</u> (1) Fine leak (2) Gross leak c. For BGA/CGA packages (i) Ball shear test for BGA package (ii) Solder column pull test for CGA package	Where applicable a. TM 2004 condition B2 (lead fatigue) or applicable for the package technology style b. TM 1014 Test condition as applicable c. BGA/CGA packages (i) For BGA package - JESD22-B117 (45 balls from 2 devices minimum) (ii) For CGA package - TM 2038 (45 columns from 2 devices minimum)	Where applicable a. TM 2004 condition B2 (lead fatigue) or applicable for the package technology style b. TM 1014 Test condition as applicable c. BGA/CGA packages (i) For BGA package - JESD22-B117 (45 balls from 2 devices minimum) (ii) For CGA package - TM 2038 (45 columns from 2 devices minimum)	Where applicable a. TM 2004 condition B2 (lead fatigue) or applicable for the package technology style b. <u>5/</u> c. BGA/CGA packages (i) For BGA package - JESD22-B117 (45 balls from 2 devices minimum) (ii) For CGA package - TM 2038 (45 columns from 2 devices minimum)
Subgroup 3 sample size 15(0) <u>6/ 7/</u>	a. Thermal shock b. Temperature cycling c. Moisture resistance d. Visual examination e. Seal test <u>9/</u> (1) Fine leak (2) Gross leak f. End-point electrical parameters <u>10/</u>	a. TM 1011 Test condition B, 15 cycles minimum b. TM 1010 Test condition C, 100 cycles minimum c. TM 1004 <u>8/</u> d. In accordance with visual criteria of TM 1004 or TM 1010 e. TM 1014 test condition as applicable f. As specified in the applicable device	a. TM 1011 Test condition B, 15 cycles minimum b. TM 1010 Test condition C, 100 cycles minimum c. TM 1004 <u>8/</u> d. In accordance with visual criteria of TM 1004 or TM 1010 e. TM 1014 test condition as applicable f. As specified in the applicable device	a. TM 1011 Test condition B, 15 cycles minimum b. TM 1010 Test condition C, 100 cycles minimum c. HAST in accordance with JESD22-A118, condition B d. In accordance with visual criteria of TM 1004 or TM 1010 e. <u>5/</u> f. As specified in the applicable device

TABLE IV. Group D tests (Package related test). - Continued.

Subgroups	Test <u>1/</u>	MIL-STD-883 test method and conditions		
		Class Q (class level B)	Class V (class level S)	Class Y (class level S)
Subgroup 4 sample size 15(0) <u>6/ 7/</u>	a. Mechanical shock b. Vibration, variable frequency c. Constant acceleration <u>11/</u> d. Seal test (1) Fine leak (2) Gross leak e. Visual examination f. End-point electrical parameters	a. TM 2002 condition B minimum b. TM 2007 condition A minimum c. TM 2001 Test condition E, Y1 orientation only d. TM 1014 condition as applicable e. In accordance with visual criteria of TM 2007 f. As specified in the applicable device specification	a. TM 2002 condition B minimum b. TM 2007 condition A minimum c. TM 2001 Test condition E, Y1 orientation only d. TM 1014 condition as applicable e. In accordance with visual criteria of TM 2007 f. As specified in the applicable device specification	a. TM 2002 condition B minimum b. TM 2007 condition A minimum c. TM 2001 Test condition E, Y1 orientation only d. <u>5/</u> e. In accordance with visual criteria of TM 2007 f. As specified in the applicable device specification
Subgroup 5 sample size 15(0) <u>2/</u>	a. Salt atmosphere b. Visual examination c. Seal <u>9/</u> (1) Fine leak (2) Gross leak	a. TM 1009 Test condition A minimum b. In accordance with visual criteria of TM 1009 c. TM 1014 condition as applicable	a. TM 1009 Test condition A minimum b. In accordance with visual criteria of TM 1009 c. TM 1014 condition as applicable	a. TM 1009 Test condition A minimum b. In accordance with visual criteria of TM 1009 c. <u>5/</u>
Subgroup 6 <u>2/ 12/</u>	Internal water vapor test (cavity packages)	TM 1018 3(0) 5,000 ppm maximum water content at 100°C	TM 1018 3(0) 5,000 ppm maximum water content at 100°C	<u>5/</u>
Subgroup 7 sample size 15(0) <u>2/ 13/ 14/</u>	Adhesion of lead finish	Where applicable TM 2025	Where applicable TM 2025	Where applicable TM 2025

TABLE IV. Group D tests (Package related test). - Continued.

Subgroups	Test <u>1/</u>	MIL-STD-883 test method and conditions		
		Class Q (class level B)	Class V (class level S)	Class Y (class level S)
Subgroup 8 sample size 5(0) <u>2/</u>	Lid torque <u>15/</u>	Where applicable TM 2024	Where applicable TM 2024	Where applicable TM 2024
Subgroup 9 sample size 3(0) (3 leads minimum) <u>16/</u>	a. Soldering heat b. Seal (1) Fine leak (2) Gross leak c. External Visual examination d. End-point electrical	a. Where applicable TM 2036 b. TM 1014 condition as applicable c. TM 2009 d. As specified in the applicable device specification	a. Where applicable TM 2036 b. TM 1014 condition as applicable c. TM 2009 d. As specified in the applicable device specification	a. Where applicable TM 2036 b. <u>5/</u> c. TM 2009 d. As specified in the applicable device specification

Note: The screening and QCI/TCI tables from MIL-PRF-38535 and MIL-STD-883 Test Methods 5004 and 5005 have been combined for consistency. MIL-PRF-38535 shall reflect this change as well. Manufacturers shall document in their QM plan the screening and QCI/TCI requirements to either MIL-PRF-38535 or MIL-STD-883.

- 1/ In-line monitor data may be substituted for subgroups D1, D2, D6, D7, and D8 upon approval by the qualifying activity. The monitors shall be performed by package type and to the specified subgroup test method(s). The monitor sample shall be taken at a point where no further parameter change occurs, using a sample size and frequency of equal or greater severity than specified in the particular subgroup. The in-line monitor data shall be traceable back to the specific inspection lot(s) represented (accepted or rejected) by the data.
- 2/ Electrical reject devices from that same inspection lot may be used for samples. For devices with solder terminations, subgroups 1, 2, 5 and 8 tests shall be performed with balls and columns.
- 3/ The sample size number of 45, C = 0 for lead integrity shall be based on the number of leads or terminals tested and shall be taken from a minimum of 3 devices. All devices required for the lead integrity test shall pass the seal test if applicable (see 4/) in order to meet the requirements of subgroup 2. For leaded chip carrier packages, use condition B1. For pin grid array leads and rigid leads, use TM 2028. For leadless chip carrier packages only, use test condition D and a sample size number of 15 (C = 0) based on the number of pads tested taken from 3 devices minimum. For LGA/BGA/CGA packages, TM 2004 does not apply.
- 4/ Seal test (subgroup 2b) need be performed only on packages having leads exiting through a glass seal.
- 5/ This test is not applicable for class Y non-hermetic microcircuits devices.
- 6/ Devices used in subgroup 3, "Thermal and Moisture Resistance" may be used in subgroup 4, "Mechanical".

TABLE IV. Group D tests (Package related test). - Continued.

- 7/ For devices with solder terminations, subgroups 3 and 4 tests may be performed without balls and columns.
- 8/ Lead bend stress initial conditioning is not required for leadless chip carrier packages or BGA/CGA packages. For fine pitch packages (≤ 25 mil pitch) using a nonconductive tie bar, preconditioning shall be required on 3 devices only prior to the moisture resistance test with no subsequent electrical test required on these 3 devices. The remaining 12 devices from the sample of 15 devices do not require preconditioning but shall be subjected to the required endpoint electrical tests.
- 9/ After completion of the required visual examinations and prior to submittal to TM 1014 seal tests, the devices may have the corrosion by-products removed by using a bristle brush.
- 10/ At the manufacturer's option, end-point electrical parameters may be performed after moisture resistance and prior to seal test.
- 11/ For flip chip packages Constant acceleration test is not required.
- 12/ Test three devices; if one fails, test two additional devices with no failures. At the manufacturer's option, if the initial test sample (e.g., 3 or 5 devices) fails a second complete sample may be tested at an alternate laboratory that has been issued suitability by the qualifying activity. If this sample passes the lot shall be accepted provided the devices and data from both submissions is submitted to the qualifying activity along with 5 additional devices from the same lot. If sample size (accept number) of 5(1) is used to pass the lot, the manufacturer shall evaluate his product to determine the reason for the failure and whether the lot is at risk.
- 13/ The adhesion of lead finish test shall not apply for leadless chip carrier, land grid array (LGA), ball grid array (BGA), and column grid array (CGA) packages.
- 14/ Sample size number 15 leads from 3 devices minimum are based on number of leads with zero failure.
- 15/ Lid torque test shall apply only to packages which use a glass-frit-seal to lead frame, lead or package body (e.g., wherever frit seal establishes hermeticity or package integrity). Device packages with lid/heat sink attached on the back side of a flip chip die require a lid shear or lid torque test. Manufacturers shall submit test procedures for lid shear test for approval of QA. Lid torque test shall be performed in accordance with TM 2024.
- 16/ This test is performed at qualification/re-qualification of design changes which may affect this test. The manufacturer shall determine, for each package, the applicable conditions from TM 2036 that are appropriate for the mounting conditions, and assure by testing, or through their assembly processes, that the part is subjected to an equivalent time/temperature stress.

TABLE V. Group E (RHA) TCI/QCI test for class Q, class V and class Y.

Subgroups	Tests <u>1/ 2/</u>	MIL-STD-883 test method and conditions Minimum sample size quantity (accept no.)		
		Class Q (class level B)	Class V (class level S)	Class Y (class level S)
Subgroup 1 <u>3/ 4/</u>	Neutron irradiation test (Displacement Damage test)			
	a. Qualification test	a. TM 1017 at 25°C 2(0) devices/wafer or 5(0) devices/wafer lot or 11(0) devices/inspection lot <u>5/</u>	a. TM 1017 at 25°C 2(0) devices/wafer or 11(0) devices/wafer lot <u>6/</u>	a. TM 1017 at 25°C 2(0) devices/wafer or 11(0) devices/wafer lot <u>6/</u>
	b. QCI/TCI test	b. TM 1017 at 25°C 2(0) devices/wafer or 5(0) devices/wafer lot or 11(0) devices/inspection lot <u>5/</u>	b. TM 1017 at 25°C 2(0) devices/wafer or 11(0) devices/wafer lot <u>6/</u>	b. TM 1017 at 25°C 2(0) devices/wafer or 11(0) devices/wafer lot <u>6/</u>
	c. Endpoint electrical parameters test	c. As specified in accordance with device specification	c. As specified in accordance with device specification	c. As specified in accordance with device specification
Subgroup 2 <u>3/ 7/ 9/ 10/</u>	Total ionization dose (TID)			
	a. Qualification test	a. TM 1019 at 25°C maximum supply voltage 2(0) devices/wafer or 5(0) devices/wafer lot or 22(0) devices/inspection lot <u>8/</u>	a. TM 1019 at 25°C maximum supply voltage 2(0) devices/wafer or 22(0) devices/wafer lot or 1(0) devices/wafer + 4(0) SEC or test structures/ wafer or 5(0) devices/wafer lot + 4(0) SEC or test structures/ wafer	a. TM 1019 at 25°C maximum supply voltage 2(0) devices/wafer or 22(0) devices/wafer lot or 1(0) devices/wafer + 4(0) SEC or test structures/ wafer or 5(0) devices/wafer lot + 4(0) SEC or test structures/ wafer
	b. QCI/TCI test	b. TM 1019 at 25°C maximum supply voltage 2(0) devices/wafer or 5(0) devices/wafer lot or 22(0) devices/inspection lot <u>8/</u>	b. TM 1019 at 25°C maximum supply voltage 2(0) devices/wafer or 22(0) devices/wafer lot or 1(0) devices/wafer + 4(0) SEC or test structures/ wafer or 5(0) devices/wafer lot + 4(0) SEC or test structures/ wafer	b. TM 1019 at 25°C maximum supply voltage 2(0) devices/wafer or 22(0) devices/wafer lot or 1(0) devices/wafer + 4(0) SEC or test structures/ wafer or 5(0) devices/wafer lot + 4(0) SEC or test structures/ wafer
	c. Endpoint electrical parameters test	c. As specified in accordance with device specification	c. As specified in accordance with device specification	c. As specified in accordance with device specification

TABLE V. Group E (RHA) TCI/QCI test for class Q, class V and class Y. – continued.

Subgroups	Tests <u>1/</u> <u>2/</u>	MIL-STD-883 test method and conditions Minimum sample size quantity (accept no.)		
		Class Q (class level B)	Class V (class level S)	Class Y (class level S)
Subgroup 3 <u>11/</u>	a. Dose rate upset test (Transient irradiation test) b. End point electrical parameters test	a. For Digital TM 1021 For Linear TM1023 (temperature at 25°C) 2(0) devices/wafer or 11(0) devices/inspection lot <u>5/</u> b. As specified in accordance with device specification	a. For Digital TM1021 For Linear TM1023 (temperature at 25°C) 2(0) devices/wafer or 11(0) devices/wafer lot <u>6/</u> b. As specified in accordance with device specification	a. For Digital TM1021 For Linear TM1023 (temperature at 25°C) 2(0) devices/wafer or 11(0) devices/wafer lot <u>6/</u> b. As specified in accordance with device specification
Subgroup 4 <u>12/</u>	Radiation dose rate induced latch-up test	TM 1020 As specified in the device specification	TM 1020 As specified in the device specification	TM 1020 As specified in the device specification
Subgroup 5 <u>13/</u>	Single event effects (SEE) test		ASTM F-1192 or JESD57 4(0) devices or As specified in the device specification	ASTM F-1192 or JESD57 4(0) devices or As specified in the device specification

Note: The screening and QCI/TCI tables from MIL-PRF-38535 and MIL-STD-883 Test Methods 5004 and 5005 have been combined for consistency. MIL-PRF-38535 shall reflect this change as well. Manufacturers shall document in their QM plan the screening and QCI/TCI requirements to either MIL-PRF-38535 or MIL-STD-883.

1/ Group E tests may be performed prior to device screening. Parts used for one subgroup test may not be used for other subgroups but may be used for higher levels in the same subgroup. End point electrical parameters as specified in accordance with device specification.

2/ For devices with solder terminations, group E subgroups test may be performed without balls and columns.

3/ The radiation hardness assurance capability level (RHACL)/radiation assurance in the SPEC level is the ratio of the capability level to the specification level of devices fluence. Subgroups shall be invoked when the radiation hardness assurance capability level (RHACL) specification requirements of > 10 are not met. For an example, if RHACL/SPEC ratio is > 10 then this test may not be required, but if the RHACL/SPEC ratio falls within > 1 and ≤ 10 then the subgroup test is required.

4/ This test is to be conducted only when specified in the purchase order or contract. Neutron irradiation test (Displacement damage test) is not required for MOS devices unless bipolar elements are included by design.

TABLE V. Group E (RHA) TCI/QCI test for class Q, class V and class Y. – continued.

- 5/ In accordance with inspection lot. If one part fails, seven additional parts may be added to the test sample with no additional failures allowed, 18(1).
- 6/ In accordance with wafer lot. If one part fails, seven additional parts may be added to the test sample with no additional failures allowed, 18(1).
- 7/ Parts used for one subgroup test may not be used for other subgroups, but may be used for higher levels in the same subgroup. For subgroup 2, total dose exposure shall not be considered cumulative unless testing is performed within the time limits of the test method.
- 8/ In accordance with inspection lot. If one part fails, 16 additional parts may be added to the test sample with no additional failures allowed, 38(1).
- 9/ Traceability to the specific wafer is required.
- 10/ In accordance with wafer for device types with greater than or equal to 4,000 equivalent transistors/chip selected from the wafer. The manufacturer shall define and document sampling procedures. The test structures shall be randomly selected from the wafer. An X-ray source may be used on test structures at the wafer level provided correlation has been established between the X-ray and the Cobalt-60 source and shall be documented in the QM plan.
- 11/ Radiation dose rate upset (Transient irradiation test) test shall be conducted during qualification on first QCI when specified in purchase order or contract.
- 12/ Radiation dose rate induced latch-up screen test shall be conducted when specified in purchase order or contract. Dose rate induced latch-up screen test is not required when radiation induced latch-up is verified to be not possible such as SOI, SOS and dielectrically isolated technology devices. If radiation dose rate induced latch-up screen test is required, shall be performed screening operation after seal. Test conditions, temperature, and the electrical parameters to be measured pre, post, and during the test in accordance with the specified device specification. The PDA for each inspection lot for class V or class Y (class level S) devices subplot, screened, shall be 5 percent or one device, whichever is greater.
- 13/ When single event effects (SEE) testing is specified in the purchase order or contract, the SEE test shall be performed during initial qualification and after any design or process change that may affect SEE response. Destructive SEE (SEB and SEGR) testing shall be performed accordance with JEDEC standard JESD57.

3.5.2 Alternate group B inspection for class level B. At the manufacturer's option, (class level B only), group B inspection shall be performed on any inspection lot of each qualified package type and lead finish from each different week of sealing. Different inspection lots may be used for each subgroup. After this alternate group B inspection is successfully completed, all other device types manufactured on the same assembly line using the same package type and lead finish sealed in the same week may be accepted without further group B testing. A manufacturer shall not accept inspection lots containing devices of a particular package type and lead finish until after the successful completion of group B testing for that package type and lead finish for each week of seal.

3.5.2.1 Nonconformance for the alternate group B inspection. When a failure has occurred in group B using the alternate group B procedure, samples from three additional inspection lots of the same package type, lead finish, and week of seal as the failed package shall be tested to the failed subgroup(s). If all three inspection lots pass, then all devices manufactured on the same assembly line using the same package type and lead finish and sealed in the same week may be accepted for group B inspection. If one or more of the three additional inspection lot fail, then no inspection lot containing devices manufactured on the same assembly line using the same package type and lead finish sealed in the same week shall be accepted for group B inspection until each inspection lot has been subjected to and passed the failed subgroup(s).

3.5.3 Group E samples. At the manufacturer's option (but subject to the criteria defined by 3.5.3.1, 3.5.3.2, and 3.5.3.3), group E samples need not be subjected to all the screening tests of method 5004, but shall be assembled in a group D qualified package and, as a minimum, pass group A, subgroups 1 and 7, electrical tests at 25°C prior to irradiation.

3.5.3.1 Group E tests shall be performed on samples that have been exposed to burn-in, or

3.5.3.2 As an alternative, the requirement of 3.5.3.1 can be waived if previous testing has shown that burn-in produces negligible changes in the device total dose response, or

3.5.3.3 As an alternative, the Group E tests can be performed on samples which have not received burn-in if the results of the Group E tests are corrected for the changes in total dose response which would have been caused by burn-in. This correction shall be carried out in a manner acceptable to the parties to the test.

3.6 Disposition of samples. Disposition of sample devices used in groups A, B, C, D, and E testing shall be in accordance with the applicable device specification.

3.7 Substitution of test methods and sequence.

3.7.1 Accelerated qualification or quality conformance testing for class level B. When the accelerated temperature/time test conditions of condition F of method 1005 are used for any operating life or steady state reverse bias subgroups on a given sample for purposes of qualification or quality conformance inspection, the accelerated temperature/time test conditions shall be used for all of those named subgroups. When these accelerated test conditions are used for burn-in screening test (test condition F of method 1015) or stabilization bake (any test temperature above the specified maximum rated junction temperature for devices with aluminum/ gold metallurgical systems) for any inspection lot, it shall be mandatory that they also be used for the operating life, and steady-state reverse bias tests of method 5005, as applicable, or qualification or quality conformance inspection. Qualification and quality conformance inspection may be performed using accelerated conditions on inspection lots that have been screened using normal test conditions.

3.8 Data reporting. When required by the applicable acquisition document, the following data shall be made available for each lot submitted for qualification or quality conformance inspection:

- a. Results of each subgroup test conducted, initial, and any resubmission.
- b. Number of devices rejected.
- c. Failure mode of each rejected device and, for class S, the associated mechanism for catastrophic failures of each rejected device.
- d. Number of additional samples added, when applicable.
- e. Resubmitted lots, identification and history.
- f. Read and record variables data on all specified electrical parameter measurements in group B.

4. SUMMARY. The following details shall be specified in the applicable device specification:
- a. Device class and procedure paragraph if other than 3.
 - b. Sequence of test, sample size, test method, and test condition where not specified, or if other than specified.
 - c. Test condition, cycles, temperatures, axis, etc., where not specified, or if other than specified (see 3).
 - d. Acceptance procedure (see 3.3) and quantity (accept number) or sample size number and acceptance number, if other than specified (see 3).
 - e. Electrical parameters for group A.
 - f. Electrical parameters for groups B, C, D, and E end point measurements, where applicable.
 - g. Requirements for failure analysis (see 3.8).
 - h. Requirements for data recording and reporting if other than specified in 3.8.
 - i. Restriction on resubmission of failed lots (see 3.4), where applicable.
 - j. Steady-state life test circuits, where not specified or if other than specified (see subgroup 1 of Table III and subgroup 5 of Table II (Class S).
 - k. Parameters on which delta measurements are required.

METHOD 5006

LIMIT TESTING

1. PURPOSE. This method provides means for establishing or evaluating the maximum capabilities of microelectronic devices, including such capabilities as absolute maximum ratings (from which safe design limits may be derived), maximum stresses which may be applied in screening or testing without causing degradation, and sensitivity to particular screening or testing without causing degradation, and sensitivity to particular screening or testing stresses and the associated modes or mechanisms of failure. Since this is a relatively expensive and time consuming procedure, it is not intended for general application to all device acquisitions. It should however be extremely useful in evaluating the capabilities of new device types or devices which have experienced significant modifications in design, materials or processes which might be expected to alter their stress tolerance or primary modes and mechanisms of failure. It should also be useful in providing information vital to quality and reliability assurance in high reliability programs or in acquisition extending over significant periods of time where test results can be used to provide corrective action in device design, processing or testing.

1.1 Destructive testing. All limit testing accomplished in accordance with this method is considered destructive and devices shall be removed from their respective lot.

1.2 Parameter measurements. Electrical measurement shall be performed to remove defective devices after each stress step unless otherwise specified herein or in the applicable acquisition document. These measurements need not include all device parameters, but shall include sufficient measurements to detect all electrically defective devices. When delta parameter measurements are required they shall be specified in the applicable acquisition document.

2. APPARATUS. The apparatus for this test shall include equipment specified in the referenced test methods as applicable and electrical measurement equipment necessary to determine device performance.

3. PROCEDURE. Limit testing shall be conducted in accordance with the procedure contained in 3.1 and 3.2 using samples sizes as designated in table I.

TABLE I. Sample sizes for limit testing.

<u>Limit test</u>	<u>Sample size</u>
Thermal evaluation	5
Extended thermal shock	10
Step-stress mechanical shock	10
Step-stress constant acceleration	10
Step-stress operational life	10
Constant high stress operational life	10
Step-stress storage life	<u>10</u>
Total devices	65

3.1 Test condition A. Procedure for monolithic and multichip microcircuits. Limit testing shall be conducted as described in 3.1.1 through 3.1.7 in the sequence shown, unless otherwise specified (see 4.). Failure analysis of all devices failing limit tests shall be performed in accordance with method 5003, test condition B, unless otherwise specified in the applicable acquisition document. Limit testing may be discontinued prior to completing the test when 50 percent of the test sample has failed that specific test.

3.1.1 Thermal evaluation. This test shall be performed in accordance with method 1012, test condition B. With maximum power applied, the complete temperature gradient of the active chip area shall be recorded. This data shall be analyzed to determine that no areas of abnormally high operating temperatures are present as a result of improper design or processing. The thermal resistance at the maximum operating temperature of the device shall be determined using test condition C or method 1012.

3.1.2 Extended thermal shock. The purpose of this testing is to establish the resistance of the device to thermal fatigue effects. The device shall be subjected to a minimum of 100 cycles of thermal shock, in accordance with method 1011. This test shall be conducted in the following sequence:

<u>Step</u>	<u>Cycles</u>	<u>Test condition</u>
1	15	C
2	15	D
3	70	F

Parameter measurements (see 1.2) shall be made at the completion of 15, 30, 40, 70, and 100 cycles, and the number of failures after each of these cycles shall be recorded.

3.1.2.1 Temperature cycling. When specified in the applicable acquisition document, temperature cycling method 1010 may be substituted for the thermal shock test in 3.1.2. This test shall be conducted in the following sequence:

<u>Step</u>	<u>Cycles</u>	<u>Test condition</u>
1	20	B
2	20	C
3	20	D

Parameter measurements (see 1.2) shall be made at the completion of each step, and the number of failures for each of these steps shall be recorded.

3.1.3 Step-stress mechanical shock. The purpose of this test is to establish the mechanical integrity of the device. The device shall be subjected to mechanical shock in accordance with method 2002 and the following step-stress sequence:

<u>Step</u>	<u>Test condition</u>	<u>Plane</u>	<u>No. of shocks</u>
1	B	Y ₁	5
2	C	Y ₁	5
3	E	Y ₁	5
4	F	Y ₁	5
5	G	Y ₁	5

Electrical parameter measurements (see 1.2) shall be made after each step, and the number of failures incurred at each step shall be recorded.

3.1.4 Step-stress constant acceleration. The purpose of this testing is to establish the mechanical integrity of the device. The device shall be subjected to a constant acceleration in accordance with method 2001 and the following step-stress sequence:

<u>Step</u>	<u>Test condition</u>	<u>Plane</u>
1	E	Y ₂ , X ₁ , Z ₁ , Y ₁
2	F	Y ₂ , X ₁ , Z ₁ , Y ₁
3	G	Y ₂ , X ₁ , Z ₁ , Y ₁
4	H	Y ₂ , X ₁ , Z ₁ , Y ₁

Electrical parameter measurements (see 1.2) shall be made after each plane, and the number of failures incurred shall be recorded.

3.1.5 Step-stress operational life. The purpose of this test is to establish the operational stress levels that will accelerate predominant failure mechanisms so that meaningful failures can be generated in a relatively short period of time. The results of the testing will also be utilized to evaluate the safety factors built into the device, to establish the safe constant operational stress conditions, and to improve through corrective action(s) the reliability of the device. Electrical parameter measurements shall be made after each stress level and the number of failures incurred in each step shall be recorded.

3.1.6 Constant high-stress operational life. The purpose of this test is to induce meaningful operational failures in a relatively short period of time and to compare the results of this testing with the results obtained from the step-stress operational life. The stress level to be applied and intervals to intermediate electrical measurements shall be determined on the basis of the results obtained in the step-stress tests (see 3.1.5). Electrical parameter measurements shall be made after each specified time interval and the number of failures shall be recorded.

3.1.7 Step-stress storage life. The purpose of this test is to establish the storage stress levels that will accelerate predominant failure mechanisms so that meaningful failures can be generated in a relatively short period of time. The storage temperatures and the step duration shall be established prior to initiation of testing. The results of the testing will be utilized to evaluate the maximum limits of device resistance to failure at high temperature. Electrical parameter measurements shall be made after each stress level and the number of failures incurred at each level shall be recorded.

3.2 Test condition B. Procedure for film and hybrid microcircuits. Limit test shall be conducted in accordance with table I and as described in 3.1.1 through 3.1.7 except that the specified test condition may be changed. When test condition or stress levels are changed, they shall be established prior to the initiation of test. Failure analysis of all devices failing limit tests shall be performed in accordance with method 5003, test condition B, unless otherwise specified in the applicable acquisition document. Unless otherwise specified in the applicable acquisition document, limit testing in any test may be discontinued after 50 percent of test sample has failed that specific test.

3.3 Test plan. When required by the applicable acquisition document, the specific procedures for conducting limit testing shall be submitted as a "Limit Test Plan" for approval by the acquiring activity prior to the initiation of testing. This plan shall include the following as a minimum:

- a. Activity responsible for performing the test.
- b. Device types to be subjected to limit testing and criteria for their selection.
- c. Failure criteria including electrical parameters to be measured.
- d. Testing schedule.
- e. Description of testing equipment.
- f. Test condition if other than specified.
- g. Data recording and reporting formats.
- h. Data analysis procedures.

4. SUMMARY. The following details shall be specified in the applicable acquisition document:

- a. Test condition letter (see 3.1 and 3.2).
- b. Test sequence and sample quantities if other than specified (see 3.1 and 3.2).
- c. Failure analysis procedures and test condition, if other than specified (see 3.1 and 3.2).
- d. For test condition B, the test conditions and stress levels, where applicable (see 3.2).
- e. Percent failure for test termination, if other than specified (see 3.1 and 3.2).
- f. Requirements for Limit Test Plan and data reporting (see 3.3).

MIL-STD-883J
w/CHANGE 5

METHOD 5007.8

WAFER LOT ACCEPTANCE

1. PURPOSE. This method establishes the requirements for the lot acceptance testing of microcircuit wafers intended for class level S use.

2. APPARATUS. The apparatus used shall be in accordance with the apparatus requirements of the methods specified in the conditions column of table I.

3. PROCEDURE. The performance of the wafer lot acceptance tests shall be in accordance with the conditions specified in table I. If a lot fails a test under the sampling plan, as an alternative to rejecting the entire lot, the manufacturer may elect to test each wafer in the lot for that parameter(s). All wafers successfully passing the test(s) shall be considered the lot for the remainder of the tests. All wafers failing any test shall be removed from the lot. Data obtained from all tests shall be recorded. The sequence of the tests in table I does not have to be adhered to, however, the tests must be performed at the point in the processing (if specified) required in the conditions column of table I. Where limits are based on tolerances about an "approved design nominal", the nominal shall be stated in the maintenance plan submitted for approval to the qualifying or acquiring activity. Where table I limits are based on tolerances about the "mean", the mean shall be determined initially on measurements from a minimum of five lots and the mean shall be stated in the maintenance plan submitted for approval to the qualifying or acquiring activity. In no case shall the "design nominal" or "mean" exceed the absolute limits specified in table I.

4. SUMMARY. The following detail shall be specified in the applicable device specification:

Requirements or limits if other than those on table I.

MIL-STD-883J
w/CHANGE 5

TABLE I. Wafer lot acceptance tests.

Test	Conditions <u>1/</u>	Limits <u>3/</u>	Sampling plan
1. Wafer thickness	Measurement shall be performed after final lap or polish. All readings shall be recorded. <u>2/</u>	Maximum deviation of ± 2 mil from approved design nominal 6 mil minimum.	Two wafers per lot. Reject lot if any measurement exceeds limits or revert to test of each wafer.
2. Metallization thickness	All readings shall be recorded. Sheet resistance measurements with a QA approved correlation curve to metallization thickness is an allowed alternate method of measurement.	The conductor metal shall be 8KA minimum, 5KA minimum for lower levels. The metallization thickness shall be adequate to satisfy the current density requirements of MIL-PRF-38535 with a minimum 20% additional margin. For technologies less than 500 nm, the minimum metallization thickness shall be as defined by the supplier. The supplier must still provide objective evidence to show compliance to current density/electromigration and all other design and reliability requirements of MIL-PRF-38535.	One wafer (or monitor) per lot. Reject lot if measurement exceeds limits or revert to test of each wafer.
3. Thermal stability (applicable to: All linear; all MOS; all bipolar digital operating at 10 V or more)	Record V_{FB} or V_T . May be replaced by an in-line monitor, with approval from the Qualifying Activity.	a. ΔV_{FB} or $\Delta V_T \leq 0.75$, normalized to an oxide thickness of 1000Å for bipolar digital devices operating at 10 volts or greater and all bipolar linear devices not containing MOS transistor(s). The monitor shall have an oxide and shall be metallized with the lot.	One wafer (or monitor) per lot. Reject lot if measurement exceeds limits or revert to test of each wafer.

See footnotes at end of table.

MIL-STD-883J
w/CHANGE 5

TABLE I. Wafer lot acceptance tests - Continued.

Test	Conditions <u>1/</u>	Limits <u>3/</u>	Sampling plan
3. Thermal stability (applicable to: All linear; all MOS; all bipolar digital operating at 10 V or more)	Record VFB or V_T .	b. ΔV_{FB} or ΔV_T ≤ 1.0 V, normalized to an oxide thickness of 1,000Å for bipolar linear devices that operate above 5 V and containing MOS transistor(s), and digital devices that operate above 10 V and containing MOS structures. The V_{FB} limit shall not be exceeded by the sum of the absolute values of the MOS oxide transistors and the metallization Δ . The monitor(s) shall be oxidized and metallized with the lot. Separate monitors may be used for this test. c. ΔV_{FB} or $V_T \leq 0.4$ V, normalized to an oxide thickness of 1,000Å for MOS devices. A monitor consisting of a gate oxide metallized with the lot shall be used.	One wafer (or monitor) per lot. Reject lot if measurement exceeds limits or revert to test of each wafer.
4. SEM	MIL-STD-883, method 2018.	MIL-STD-883, method 2018.	MIL-STD-883, method 2018. Lot acceptance basis.
5. Glassivation thickness	All readings shall be recorded.	As specified in MIL-PRF-38535, Paragraph A.3.5.8.	One wafer (or monitor) per lot. Reject lot if any measurement exceeds limits or revert to test of each wafer.

See footnotes at end of table.

MIL-STD-883J
w/CHANGE 5

TABLE I. Wafer lot acceptance tests - Continued.

Test	Conditions <u>1/</u>	Limits <u>3/</u>	Sampling plan
6. Gold backing thickness (when applicable)	All readings shall be recorded. A sheet resistance measurement with a correlation curve to thickness is an allowed method of measurement.	In accordance with approved design nominal thickness and tolerance.	One wafer (or monitor) per lot. Reject lot if any measurement exceeds limits or revert to test of each wafer.

- 1/ The manufacturer shall have documented procedures for performing each required test. These procedures shall be made available to the qualifying activity or acquiring activity upon request.
- 2/ This test is not required when the finished wafer design thickness is greater than 10 mil.
- 3/ Approved design nominal values or tolerances shall be documented in the manufacturer's baseline documentation.

MIL-STD-883J
w/CHANGE 5

METHOD 5008.9

TEST PROCEDURES FOR HYBRID AND MULTICHIP MICROCIRCUITS

Method 5008 is canceled effective 1 June 1993. It is superseded by MIL-PRF-38534. For Federal Stock classes other than 5962, the following paragraphs of MIL-PRF-38534 are provided to replace method 5008.

Superseded method 5008	MIL-PRF-38534	Requirement
3.2 Element evaluation	C.3 Element evaluation	Element evaluation
3.3 Process control	C.4 Process control	Process control
3.4 Device screening	C.5 Device screening	Screening
3.5 Quality conformance evaluation	C.6 Conformance Inspection and Periodic Inspection	QCI

MIL-STD-883J
w/CHANGE 5

This page intentionally left blank

METHOD 5009.1

DESTRUCTIVE PHYSICAL ANALYSIS

1. PURPOSE. The purpose of this test is to describe requirements for performance of destructive physical analysis (DPA) for the applicable device class, for sampling, preparation, procedures, accept/reject criteria, disposition of rejected lots and documentation. While this test method may be used by a microcircuit manufacturer, it is intended that these procedures be actually performed by the contractor, subcontractor, or independent testing lab.

1.1 Definitions.

- a. Defects. Any nonconformance from specified requirements for form, fit, function, or workmanship.
- b. Destructive physical analysis. The process of disassembling, testing, and inspecting a device for the purpose of determining conformance with applicable design and process requirements.
- c. Lot related defect. A defect, attributable to a variance in design or the manufacturing, test or inspection process, that may be repetitive (e.g., mask defects, metallization thickness, bond strength insulation resistance and separation between metallization runs, wires or wires and die edge).
- d. Screenable defects. A defect for which an effective nondestructive screening test or inspection is available or can be developed.

2. APPARATUS. The apparatus shall consist of suitable equipment to perform each specified DPA test.

3. PROCEDURE. The organization (contractor, subcontractor, or independent test lab) conducting the DPA test should contact the manufacturer of the product and supply a list of test methods that are to be used during the DPA test. The manufacturer can then advise the DPA test organization if there are any significant changes to those test methods that are allowed as modification options within MIL-STD-883, MIL-PRF-38535 or under the manufacturer's approved program plan.

3.1 Sample selection. A random sample shall be selected from the inspection lot in accordance with table I, unless otherwise specified.

TABLE I. Sample selection.

<u>Monolithic microcircuits</u>	Two devices or 1 percent of the inspection lot, whichever is greater, to a maximum of 5 total devices, unless otherwise specified, (see 3.1.1 and 4a).
<u>Hybrid or multichip microcircuits</u>	Two devices or 1 percent of the inspection lot, whichever is greater, to a maximum of 5 total devices, unless otherwise specified, (see 3.1.1 and 4a).

3.1.1 Combining sample. Where an inspection lot is comprised of more than one device type covered by a single device specification or drawing, the sample selected shall be proportionately divided from the device types in order to assure a representative sampling, and not less than one, of each device type in the DPA sample.

3.2 DPA report. A DPA report shall be prepared for each inspection lot tested and submitted to the acquiring or qualifying activity. The report shall consist of the following:

- a. DPA summary sheet.
- b. DPA checklist.
- c. DPA test data sheet.
- d. Photographs.
- e. Other data or analysis supporting findings.

3.2.1 DPA checklist. A checklist shall be used to record all attribute data from the applicable test.

3.2.2 DPA test data sheet. A test data sheet shall be used to record the variable data from the applicable test and any electrical test specified.

NOTE: No provisions have been included herein for electrical testing since all devices shall have already passed the specified electrical tests; however, electrical tests may be required for follow-up analysis of a physical discrepancy.

3.2.3 DPA summary sheet. A summary sheet shall be used to summarize the DPA test results, analysis supporting findings, provide other essential data and indicate disposition of lot.

3.3 General requirements.

3.3.1 DPA evaluation. The results of all tests and examinations performed on DPA sample items shall be analyzed by qualified technical personnel to determine disposition and corrective action, as applicable, of the lot from which the samples were taken.

3.3.2 Photographs. Photographs shall be made at sufficient magnification and with enough views to clearly document significant details of the parts construction. When SEM or optical microscopes are used to evaluate a device, photographs shall be made to document discrepant or worst case features.

3.3.2.1 Photograph requirements. A minimum of two photographs will normally be required to document baseline characteristics of an opened part prior to performance of any destructive tests. These shall be supplemented with other photographs as required to record observed defects or anomalies. Microscopy techniques such as color, dark field, phase contrast, interference contrast, etc., shall be used as necessary to enhance image clarity. When SEM examination is performed the DPA report shall include, as a minimum, view(s) of significant features of the die, a photograph of the worst case oxide step and a photograph of the worst case metallization. Each photograph shall be labeled or otherwise identified with the DPA report number, and, if applicable, the part number, serial number, lot date code, and the magnification (and viewing angle for SEM photographs) used.

3.3.3 Retention of DPA reports. The original copy of all DPA reports shall be retained by the performing organization and a copy submitted to the acquiring or qualifying activity.

3.3.4 Sectioned samples. When performed techniques similar to those used to prepare sectioned metallurgical and mineralogical specimens for optical examination are generally applicable to the preparation of DPA samples. The device to be examined is first potted in a suitable plastic (or mounting by other suitable means). It is then cut or rough ground to the desired section plane. This is followed by fine grinding, polish and sometimes an etch to bring out the necessary detail. Care shall be taken to ensure that damage is not introduced during any of these operations (in particular, during potting cure, cutting, and rough grinding).

3.3.5 SEM samples. The microcircuits shall be prepared for SEM examination in accordance with method 2018 of MIL-STD-883, "Notes on SEM examination of Microelectronic Parts". Other types of parts shall be prepared for SEM by using standard laboratory techniques for mounting and coating, taking care that anomalies are not introduced by the coating.

3.3.6 Baseline design documentation. Each DPA procedure should be referenced to a baseline photograph, sketch, or drawing showing the general configurations of the device to be examined, which includes critical dimensions, location of constituent parts and details of any pertinent materials or processes. The baseline documentation shall be current so as to show any approved changes in the configuration.

3.4 Microcircuits (monolithic) procedure. The purpose is to verify external and internal physical configuration and that the devices were not damaged during sealing or any other processing step(s). To verify that the devices have met the requirements for radiography, seal, external visual, internal water vapor analysis, internal visual, baseline, bond strength, and contamination control.

3.4.1 External visual. Record identification marking. Examine parts, at 10X minimum magnification for configuration and defects in seal, plating, or glass feed through in accordance with method 2009 of MIL-STD-883.

3.4.2 Radiography. When specified, radiography shall be in accordance with MIL-STD-883, method 2012. Radiograph shall be required before delidding to examine cavity devices for loose particles, die attach, and to determine internal clearances. It is also useful as an aid in locating delidding and sectioning cuts and to nondestructively investigate suspected defects.

3.4.3 Seal. A fine and gross leak seal test shall be performed on all DPA samples in accordance with MIL-STD-883, method 1014. Record both fine and gross leak rates.

3.4.4 Internal water vapor analysis. When specified, internal water vapor analysis shall be performed in accordance with method 1018.

3.4.5 Internal visual. De-cap all samples using appropriate method (see 3.6) taking care not to introduce contamination during the de-cap process. Examine all devices in accordance with MIL-STD-883, method 2010, test condition A or B or appendix A of method 5004 (alternate 2) as applicable, and methods 2013 and 2014.

3.4.6 Baseline configuration. During external and internal visual all devices shall be evaluated for conformance with the baseline design documentation (see 3.3.6) and other specified requirements. Variance from requirements shall be reported as defects.

3.4.7 Bond strength. Perform bond strength tests in accordance with MIL-STD-883, method 2011, test condition D. Pull all wires on at least two devices. Record the force at which the wire breaks or bond lifts and the location of the break.

3.4.8 SEM. Prepare the samples for SEM evaluation and conduct this inspection in accordance with MIL-STD-883, method 2018. If any of the wire bonds lifted during the bond strength tests, these shall be included in the SEM inspection to determine the nature of the bond to chip interface at the point of rupture.

3.4.9 Die shear. Die shear tests shall be performed on at least two samples in accordance with MIL-STD-883, method 2019. Record the die force required to separate the die from substrate and the interface appearance in terms of areas affected in the break.

3.4.10 Evaluation criteria. The inspection lot shall be considered suspect if devices exhibit any defects when inspected or tested to the criteria listed below. Each defect shall be photographed (when applicable), measured, and described in the DPA report. In the absence of defects or based on a decision by the responsible parts authority that any observed anomalies do not constitute rejectable defects, the lot may be considered acceptable for use (see 3.7.1 for disposition of suspect lots).

INSPECTION REQUIREMENT

MIL-STD-883 EVALUATION CRITERIA

External visual	Method 2009
Radiography	Method 2012
Seal	Method 1014
Internal water vapor	Method 1018
Internal visual	Method 2010 test condition A or B or alternate 2 of Method 5004 as applicable, 2013 and 2014
Bond strength	Method 2011
SEM	Method 2018
Die shear	Method 2019
Configuration	Baseline design documentation

3.5 Microcircuits hybrid and multichip procedure. The purpose is to verify external and internal physical configuration. To verify that devices met the requirements for radiography, PIND, seal, external Visual, gas analysis, internal visual, baseline, bond strength, and contamination control. These devices are normally custom and will depend on contractor drawings, therefore, the DPA procedure for a hybrid or multichip microcircuit shall be tailored to evaluate the features specified and the overall configuration as defined by the applicable hybrid or multichip drawing.

3.5.1 External visual. Conduct external visual examination on all samples to determine conformance with MIL-STD-883, method 2009, and the applicable device specification.

3.5.2 Radiography. When specified, radiography shall be in accordance with MIL-STD-883, method 2012. Radiography shall be required before delidding to examine cavity devices for loose particles, die attach, improper interconnecting wires, and to determine internal clearances. It is also useful as an aid in locating delidding and sectioning cuts and to nondestructively investigate suspected defects.

3.5.3 Particle impact noise detection test (PIND). A PIND test shall be performed on all DPA samples in accordance with MIL-STD-883, method 2020, condition A or B.

3.5.4 Seal. A fine and gross leak seal test shall be performed on all DPA samples in accordance with MIL-STD-883, method 1014. Record both fine and gross leak rates.

3.5.5 Internal water vapor analysis. When specified, internal water vapor analysis shall be performed in accordance with method 1018.

3.5.6 Internal visual. De-cap all devices (see 3.6) and perform internal visual inspection in accordance with MIL-STD-883, method 2017, and the applicable device design data.

3.5.7 Baseline configuration. Evaluate configuration and workmanship of each sample for compliance with the requirements of the applicable device specifications and drawings or baseline design documentations (see 3.3.6). Report variances as defects.

3.5.8 Bond strength. Perform bond strength tests in accordance with MIL-STD-883, method 2011. Pull all wires on at least two devices. Record the force at which the wire breaks or bond lifts and location of the break.

3.5.9 SEM. Prepare the samples for SEM evaluation and conduct this inspection on the microcircuits and other expanded contact chips in accordance with MIL-STD-883, method 2018. If any of the wire bonds lifted during the bond strength test, these shall be included in the SEM inspection to determine the nature of the bond to chip interface at the point of rupture.

MIL-STD-883J
w/CHANGE 5

3.5.10 Die shear. Die shear tests shall be performed on at least two samples in accordance with MIL-STD-883, method 2019. Record the die force required to separate the die from substrate and the interface appearance in terms of area affected in the break. Test a representative sample of each chip type in each package under test. Samples of each other chip type such as resistors and capacitors shall also be tested for shear strength in accordance with the requirements of the applicable specification, and the force required to separate the active and passive components from the substrate shall be recorded.

3.5.11 Evaluation criteria. The lot shall be considered suspect if parts exhibit any defects when inspected or tested to the criteria listed below. Each defect shall be photographed, measured, and described in the DPA report. In the absence of defects or based on a decision by the responsible parts authority that any observed anomalies do not constitute rejectable defects, the lot may be considered acceptable for use (see 3.7.1 for disposition of suspect lots).

<u>INSPECTION REQUIREMENT</u>	<u>MIL-STD-883 EVALUATION CRITERIA</u> , Sample Size
External visual	Method 2009
Radiography	Method 2012
PIND	Method 2020
Seal	Method 1014
Internal water vapor	Method 1018
Internal visual	Methods 2017, 2010 test condition A or B or alternate 2 of Method 5004 as applicable; 2013 and 2014
Bond strength	Method 2011
SEM	Method 2018
Die shear	Method 2019
Configuration	Baseline design documentation

3.6 Delidding procedures. The devices shall be delidded using one of the procedures below or other suitable means. Caution should be exercised to preclude damage to the device or the generation of internal contamination as the result of delidding.

3.6.1 Solder seals. Do not reflow the solder. After these cans are opened, the interior shall be examined for excess solder or flux. Reflowing the solder seal will destroy the evidence. To open, grind can just above the header until it is thin enough to be cut with a sharp instrument.

3.6.2 TO-5 type enclosures. Semiconductors, microcircuits, and other devices are often packaged on TO-5 type enclosure that can be quickly opened using a commercial device known as a "Head Remover, Silicon" or, more commonly, as a TO-5 can opener. This device can be modified to accept various lid heights and a metal guide bar may be added over the cutting wheel to maintain minimum clearance between the TO-5 flange and the cutting wheel.

3.6.3 Flange welded enclosures. Grind off flange until can is thin enough to be cut with a sharp instrument.

3.6.4 Tubulated enclosures. Before opening, file or dry grind into the crimp to ensure that it has properly engaged the conductor. Note whether the number and placement of the crimps are normal and check for over crimping. Free the center conductor from the crimp before removing the device cover by using a can opener or grinder.

3.6.5 Solder sealed flat-pack or DIP. Hold the sample flat against a dry Buehler grinding wheel (180 grit paper) until the lid becomes thin enough to make the cavity indentation visible. Clean the sample, then puncture the lid with a sharp instrument and peel it off.

3.6.6 Ceramic flat-pack.

- a. Preferred method. Pass an oxygen/butane flame over the lid of the sample while the part is under light pressure from the blades of a delidding vise. Each pass of the torch should last two or three seconds and the vise should be tightened slightly between passes. Two or four passes are normally required. The blades of the delidding vise should be positioned above the leads and not at the ends of the sample.
- b. Alternate method. Hold the sample firmly by its lower body (this may require careful bending of the leads). Place the point of a sharp blade on the seal line above the lead frame and strike the blade lightly with a small hammer. Continue this process around the package circumference until the seal fractures to release the lid.

NOTE: The "flat-pack delidding vise" referred to in 3.6.6 is a special fixture which can be assembled or may be acquired from a commercial source.

3.6.7 Dual-in-line package.

- a. Preferred method. This technique is suitable for all types of ceramic packages, including those types where the lid seal is formed at the lead frame interface. Position the package between the knife blades of a delidding vise contacting the seal region. The physical condition of the seal regions (i.e., the determination of the optimum package sides exhibiting the maximum seal glass dimensional length) to be clamped between the parallel cutters, will generally dictate the orientation. Apply sufficient pressure to just hold the package in place. Heat the package lid for approximately 5 seconds with a oxygen/butane microflame torch, remove the heat and slowly increase pressure on the package seal. Repeat the heat/pressure sequence until the entire lid, intact, is sheared off at the seal.
- b. Alternate method. Place abrasive paper (e.g., Buehler emery paper or equivalent) on a flat surface. Abrade the package lid by repeated strokes across the paper. The sample may optionally be placed in a fixture containing a mounted dual-in-line socket for ease in handling. Continue abrading, with frequent visual checks, until the lid is almost completely gone. Remove the remainder of the lid over the cavity by attaching a piece of tape and lifting off.

3.7 Failure criteria. The inspection lot shall be considered suspect if the devices exhibit any defect when inspected or tested to the criteria in 3.4 or 3.5. Each defect shall be photographed, measured, and described in the DPA report.

3.7.1 Disposition of suspect lots. Inspection lots which are found to have one or more defects as the result of evaluation of a DPA sample shall be: a. subjected to resampling if the results of the first sample were inconclusive, b. screened, c. scrapped, or d. returned to supplier, as applicable.

3.7.2 Resampling. In the event that results of the initial DPA sample are inconclusive, a second DPA sample may be selected in accordance with 3.1 except that the sample size shall be determined by the cognizant authority for the parts and approved by the acquiring or qualifying activity on the basis of the type of defect that is being investigated and the number of devices remaining in the inspection lot. Final disposition shall be made of the inspection lot after completion of the evaluation of the second sample.

3.7.3 Rescreened lots. Inspection lots which are found to have parts with screenable defects may be subjected to 100 percent nondestructive screening tests to eliminate the nonconforming items. After completion of screening the remaining devices may be accepted for shipment.

3.7.4 Retention of samples. When requested, all DPA samples shall be submitted to the acquiring activity or qualifying activity along with the DPA report.

4. SUMMARY. The following details shall be specified in the applicable acquisition document.

- a. DPA sample size if different than specified in 3.1.
- b. Radiography requirement (see 3.4.2 and 3.5.2).
- c. Disposition of suspect lots and DPA samples if different than specified (see 3).
- d. Any additional requirements for tests or for documentation in DPA report (see 3.2)
- e. Electrical test requirement, if applicable.
- f. Die shear strength for resistor and capacitor chips (see 3.5.10).
- g. Internal water vapor requirement (see 3.4.4 and 3.5.5).
- h. A manufacturer listing of defects, if applicable (see 3.4.5).

MIL-STD-883J
w/CHANGE 5

This page intentionally left blank